This paper proposes a novel sequential coherent preambleless demodulator that uses phase signals instead of complex signals in the automatic frequency control (AFC) and carrier recovery circuits. The proposed demodulator employs a phase-combined frequency error detection circuit and dual loop AFC circuit to achieve fast frequency acquisition and low frequency jitter. It also adopts an open loop carrier recovery scheme with a sample hold circuit after the carrier filter to ensure carrier signal stability within a packet. It is shown that the frame error rate performance of the proposed demodulator is superior, by 30%, to that offered by differential detection in a frequency selective Rayleigh fading channel. The hardware size of the proposed demodulator is about only 1/10 that of a conventional coherent demodulator employing complex signals.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Takeshi ONIZAWA, Kiyoshi KOBAYASHI, Masahiro MORIKURA, Toshiaki TANAKA, "A Novel Coherent Preambleless Demodulator Employing Sequential Processing for PSK Packet Signals--AFC and Carrier Recovery Circuits--" in IEICE TRANSACTIONS on Communications,
vol. E82-B, no. 3, pp. 542-550, March 1999, doi: .
Abstract: This paper proposes a novel sequential coherent preambleless demodulator that uses phase signals instead of complex signals in the automatic frequency control (AFC) and carrier recovery circuits. The proposed demodulator employs a phase-combined frequency error detection circuit and dual loop AFC circuit to achieve fast frequency acquisition and low frequency jitter. It also adopts an open loop carrier recovery scheme with a sample hold circuit after the carrier filter to ensure carrier signal stability within a packet. It is shown that the frame error rate performance of the proposed demodulator is superior, by 30%, to that offered by differential detection in a frequency selective Rayleigh fading channel. The hardware size of the proposed demodulator is about only 1/10 that of a conventional coherent demodulator employing complex signals.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e82-b_3_542/_p
Copy
@ARTICLE{e82-b_3_542,
author={Takeshi ONIZAWA, Kiyoshi KOBAYASHI, Masahiro MORIKURA, Toshiaki TANAKA, },
journal={IEICE TRANSACTIONS on Communications},
title={A Novel Coherent Preambleless Demodulator Employing Sequential Processing for PSK Packet Signals--AFC and Carrier Recovery Circuits--},
year={1999},
volume={E82-B},
number={3},
pages={542-550},
abstract={This paper proposes a novel sequential coherent preambleless demodulator that uses phase signals instead of complex signals in the automatic frequency control (AFC) and carrier recovery circuits. The proposed demodulator employs a phase-combined frequency error detection circuit and dual loop AFC circuit to achieve fast frequency acquisition and low frequency jitter. It also adopts an open loop carrier recovery scheme with a sample hold circuit after the carrier filter to ensure carrier signal stability within a packet. It is shown that the frame error rate performance of the proposed demodulator is superior, by 30%, to that offered by differential detection in a frequency selective Rayleigh fading channel. The hardware size of the proposed demodulator is about only 1/10 that of a conventional coherent demodulator employing complex signals.},
keywords={},
doi={},
ISSN={},
month={March},}
Copy
TY - JOUR
TI - A Novel Coherent Preambleless Demodulator Employing Sequential Processing for PSK Packet Signals--AFC and Carrier Recovery Circuits--
T2 - IEICE TRANSACTIONS on Communications
SP - 542
EP - 550
AU - Takeshi ONIZAWA
AU - Kiyoshi KOBAYASHI
AU - Masahiro MORIKURA
AU - Toshiaki TANAKA
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E82-B
IS - 3
JA - IEICE TRANSACTIONS on Communications
Y1 - March 1999
AB - This paper proposes a novel sequential coherent preambleless demodulator that uses phase signals instead of complex signals in the automatic frequency control (AFC) and carrier recovery circuits. The proposed demodulator employs a phase-combined frequency error detection circuit and dual loop AFC circuit to achieve fast frequency acquisition and low frequency jitter. It also adopts an open loop carrier recovery scheme with a sample hold circuit after the carrier filter to ensure carrier signal stability within a packet. It is shown that the frame error rate performance of the proposed demodulator is superior, by 30%, to that offered by differential detection in a frequency selective Rayleigh fading channel. The hardware size of the proposed demodulator is about only 1/10 that of a conventional coherent demodulator employing complex signals.
ER -