The search functionality is under construction.
The search functionality is under construction.

4.8 GHz CMOS Frequency Multiplier Using Subharmonic Pulse-Injection Locking for Spurious Suppression

Kyoya TAKANO, Mizuki MOTOYOSHI, Minoru FUJISHIMA

  • Full Text Views

    0

  • Cite this

Summary :

To realize low-power wireless transceivers, it is necessary to improve the performance of frequency synthesizers, which are typically frequency multipliers composed of a phase-locked loop (PLL). However, PLLs generally consume a large amount of power and occupy a large area. To improve the frequency multiplier, we propose a pulse-injection-locked frequency multiplier (PILFM), where a spurious signal is suppressed using a pulse input signal. An injection-locked oscillator (ILO) in a PILFM was fabricated by a 0.18 µm 1P5M CMOS process. The core size is 10.8 µm10.5 µm. The power consumption of the ILO is 9.6 µW at 250 MHz, 255 µW at 2.4 GHz and 1.47 mW at 4.8 GHz. The phase noise is -105 dBc/Hz at a 1 MHz offset.

Publication
IEICE TRANSACTIONS on Electronics Vol.E91-C No.11 pp.1738-1743
Publication Date
2008/11/01
Publicized
Online ISSN
1745-1353
DOI
10.1093/ietele/e91-c.11.1738
Type of Manuscript
Special Section PAPER (Special Section on Microwave and Millimeter-wave Technologies)
Category

Authors

Keyword