INVITED PAPER Special Section on Progress in Optical Device Technology for Increasing Data Transmission Capacity Fingertip-Size Optical Module, "Optical I/O Core", and Its Application in FPGA

Takahiro NAKAMURA^{†a)}, Member, Kenichiro YASHIKI^{††}, Senior Member, Kenji MIZUTANI[†], Member, Takaaki NEDACHI^{†††}, Nonmember, Junichi FUJIKATA[†], Member, Masatoshi TOKUSHIMA[†], Jun USHIDA[†], Masataka NOGUCHI[†], Nonmembers, Daisuke OKAMOTO[†], Member, Yasuyuki SUZUKI[†], Senior Member, Takanori SHIMIZU[†], Member, Koichi TAKEMURA[†], Akio UKITA[†], Yasuhiro IBUSUKI[†], Mitsuru KURIHARA^{††}, Keizo KINOSHITA^{††}, Nonmembers, Tsuyoshi HORIKAWA^{††††}, Member, Hiroshi YAMAGUCHI^{†††}, Junichi TSUCHIDA^{†††}, Nonmembers, Yasuhiko HAGIHARA^{††}, and Kazuhiko KURATA^{†††††}, Members

SUMMARY Optical I/O core based on silicon photonics technology and optical/electrical assembly was developed as a fingertip-size optical module with high bandwidth density, low power consumption, and high temperature operation. The advantages of the optical I/O core, including hybrid integration of quantum dot laser diode and optical pin, allow us to achieve 300-m transmission at 25 Gbps per channel when optical I/O core is mounted around field-programmable gate array without clock data recovery.

key words: silicon photonics, bandwidth density, optical/electrical assembly, FPGA

1. Introduction

Big data analysis and artificial intelligence (AI) have grown increasingly important in the modern information and communication technology (ICT) society. Large quantities of data have been collected by data centers (DCs) and are analyzed not only in these centers but also in high-performance computers (HPCs). Due to the increase of such data, computational complexity has also been increasing. The progress of AI with increasing information content thus requires large computing power. However, as the processing speed of CPUs/GPUs has almost doubled over the last two years [1], current processing speeds are not enough to cope with the increase of data. In order to compensate for the processing speed, field-programmable gate arrays (FPGAs) have come into use in DCs and HPCs. For examples, FPGA is used as fixed function hardware acceleration in high throughput data processing, as software acceleration such as offloading portions of a software application running on the CPU to FPGAs, and as bridges and switches to connect different interface logic and subsystems [2]. These FPGAs have large I/O bandwidth of over 1 Tbps. To satisfy these bandwidth requirements, an optical module with a small foot-

Manuscript received August 6, 2018.

Manuscript revised November 23, 2018.

[†]The authors are with PETRA, Tsukuba-shi, 305–8569 Japan. ^{††}The authors are with AIO Core, Tsukuba-shi, 305–8569

Japan.

^{†††††}The author is with AIO Core, Tokyo, 112–0014 Japan.

a) E-mail: t-nakamura@petra-jp.org

print and high bandwidth (high bandwidth density), low power consumption, and high temperature operation is required for mounting around FPGA. In this work, we propose a fingertip-size optical module, which we call "optical I/O core", to satisfy these requirements. We applied optical I/O cores to FPGA boards and demonstrated 300-m transmission at 25 Gbps per channel.

2. Design and Structure of Optical I/O Core

To cope with the increase in I/O capacity due to large scale integration (LSI), high bandwidth density and low power consumption in a high temperature environment are required for optical transceivers. Our developed optical transceiver, which we call "optical I/O core", is shown in Fig. 1 [3]. The optical I/O core has a small footprint of $5 \times 5 \text{ mm}^2$ and a maximum capacity of 300 Gbps (25 Gbps \times 12 channels). As shown in the cross-sectional view in Fig. 1, the optical I/O core consists of technologies based on both silicon photonics integration and optical/electrical assembly.

Our silicon photonics integration technology is based on 300-mm silicon on insulator (SOI) wafer process. ArFimmersion lithography enables us to create low-loss and



Fig.1 Pictures and cross-sectional views of optical I/O core (transmitter (Tx) and receiver (Rx)). SSC = spot size converter, TGV = through glass via.

^{†††}The authors are with PETRA, Fuchu-shi, 183–8501 Japan. ^{††††}The author is with AIST, Tsukuba-shi, 305–8569 Japan.

DOI: 10.1587/transinf.2018ODI0005



Fig. 2 Cross-sectional view of silicon photonics integrated circuit with FP-LD.

high-uniformity optical waveguide. We achieved low waveguide loss of 1.28 dB/cm for the O-band [4] and highlyuniform wavelength distribution of 2 nm (3σ) for a resonant peak of coupled resonator optical waveguides (CROWs) on the entire 300 mm wafer [5]. We also developed a germanium selective epitaxy process for photodetectors (PDs).

Based on these processes, we have developed a silicon photonics integrated circuit that includes the waveguide, MOS-capacitor-type Si optical modulator, Ge photodetector (Ge-PD), and grating coupler (GC) as shown in the cross-sectional view in Fig.1. The structure of our developed MOS-capacitor-type Si modulator is a vertical MOS-junction Si optical modulator structure with the Mach-Zehnder interferometer (MZI). This modulator has high modulation efficiency of $0.16 \,\mathrm{V} \cdot \mathrm{cm}$, which is about ten-fold more than has a conventional Si optical modulator with only a lateral pn junction [6]. Furthermore, it showed more than 25-Gbps operation with relatively low impedance of CMOS driver and 4-segmented electrode structure [6]. We also designed a high-speed and high-efficiency Ge-PD of a surface-illuminating type with 1800-nm thick Ge layer. By optimizing the anti-reflection coating stack structure, high responsivity of 0.8-0.9 A/W was uniformly obtained within the wafer [7]. A bandwidth of about 15 GHz was obtained at DC bias of 3 V. In the case of the Ge-PD with a thick Gelayer, photo-carrier transit time mainly limits the frequency bandwidth.

After completing a silicon photonics integrated circuit, we assembled a Fabry-Perot laser diode (FP-LD) and optical pins into an optical I/O core. Figure 2 shows a crosssectional view of the part of the silicon photonics integrated circuit on which the FP-LD is assembled. As shown in Fig. 2, the LD is passively aligned to LD mounting stage on the silicon photonics integrated circuit according to the alignment marks on the LD and the silicon photonics integrated circuit with our developed LD bonding machine. The LD is bonded with the AuSn solder bump on the circuit. Our LD bonding machine creates horizontal misalignment of $\pm 0.5 \,\mu$ m between the LD and the silicon photonics integrated circuit by using infrared camera [8]. The vertical positioning is determined by the Si pedestals fabrication process. Therefore, the vertical misalignment is better than $\pm 0.1 \,\mu m.$

The optical coupling tolerance between LD and Si



Fig.3 Optical coupling tolerance between LD and Si waveguide with tip tapered SSC along horizontal and vertical directions.



Fig.4 Temperature dependence of light output power of quantum dot FP-LD versus quantum well FP-LD.

waveguide with tip tapered SSC along the horizontal and vertical directions was measured as shown in Fig. 3. The minimum optical coupling loss between the LD and the Si waveguide was 2.4 dB. The alignment tolerances for 1-dB excess loss were $\pm 0.7 \,\mu$ m for horizontal and $\pm 0.3 \,\mu$ m for the vertical direction, respectively. Therefore, by using the LD bonding machine, less than 3 dB coupling loss can be obtained. Furthermore, there is almost no temperature dependence of the coupling loss due to the flip-chip bonding at up to 100°C as shown in [9].

For these LDs on silicon photonics integrated circuit, high temperature operation and high optical feedback tolerance are required. We applied quantum dot FP-LDs to address both requirements. Figure 4 shows the temperature dependence of light output power of the quantum dot FP-LD versus quantum well FP-LD at the operation current of 200 mA. The quantum well layer was composed of a strain compensated quantum well structure consisting of 5 InGaAsP compressive strained (+1%) wells with 6nm thick and 6 InGaAsP tensile strained (-0.1%) barriers sandwiched by 1.0-µm composition InGaAsP SCH layers. On the other hand, the quantum dot layer was composed of 8 layers of InAs/GaAs quantum dot sandwiched by 1400 nm Al_{0.4}Ga_{0.6}As cladding layers. The quantum dot FP-LD maintains higher output power at high temperature compared to the quantum well FP-LD. Figure 5 shows the system for measuring optical feedback tolerance at near-end reflection. The system consists of a LD and a MZI with one output arm connected to the PD and the other connected to the air facet. By shifting the phase of one arm in MZI, the reflected light intensity from the air facet to the LD can be changed. We measured and compared the optical feedback tolerance for quantum dot FP-LD and quantum well FP-LD. Figure 6 shows the estimated worst signal-to-noise ratio (SNR) versus the feedback condition ($C_{feedback}$), the equation of which is indicated in Fig. 5. The $C_{feedback}$ of optical I/O core is -7.5 dB. Compared to quantum well FP-LD, the estimated worst SNR for quantum dot FP-LD is better than 40 dB in a wide region of $C_{feedback}$, which is enough for a 25-Gbps error-free operation [10]. These results show that quantum dot FP-LD is suitable for silicon photonics integrated circuits.

Next, we will briefly introduce the optical pin. Optical pin is a three dimensional polymer waveguide used in place of an optical lens for connecting the GC or the Ge-PD with multi-mode fiber (MMF). Optical pin is made of resin using 2-step lithography: one step is the core and the other step is cladding. Thanks to this lithography process, it is easy to expand the full wafer process and reduce the assembly cost. The output wavelength from the optical I/O core has high temperature dependence of 0.6 nm/°C because of the FP-LD without temperature control. The radiation angle from GC has changed at 0.083 degree/nm as a result of high temperature dependence of wavelength in FP-LD. However,



Fig.5 System for measuring optical feedback tolerance at near-end reflection and the equation of feedback condition.



Fig. 6 Estimated worst SNR versus feedback condition C_{feedback}.

as the optical pin has a high refractive index with numerical aperture of more than 0.4 between the core and cladding, the varied radiated light from the GC can be enclosed within the core [11]. Therefore, the calculated misalignment tolerance with 1-dB excess loss between the optical pin with ϕ 35- μ m cladding and GI50 MMF is larger than 10 μ m in a temperature range from -45°C to +85°C.

As for the electrical assembly, we assembled a driver and a trans-impedance amplifier (TIA) integrated circuit (IC), and through glass via (TGV) for the electrical I/O. For miniaturization, the driver and the TIA IC are assembled on a silicon photonics integrated circuit by flip-chip bonding, longitudinally. The step between the GC or Ge-PD on the silicon photonics chip and the top surface of the IC chip makes it difficult to assemble MMF on the GC or the Ge-PD. Therefore, by installing the optical pin, we can easily connect MMF to the optical I/O core. Furthermore, as this step also makes it difficult to connect electrical contacts, we install TGV for a flat layer over the IC chip to connect them easily.

3. Characteristics of Optical I/O Core

In this section, we present the characteristics of the optical I/O core. Two characteristics are especially important for mounting optical I/O cores around FPGAs: high temperature operation and low power consumption.

The optical I/O core was mounted on the evaluation board and MMF was implemented in it. We measured eye patterns and bit error rates (BERs) in the constant temperature bath. Figure 7 shows temperature dependence of eye patterns and BERs at 25 Gbps, with pseudo random bit sequence (PRBS) 31. Clear eye patterns were achieved from 25°C up to 85°C. Furthermore, BERs with less than 10^{-12} were demonstrated at 20°C and 85°C [12]. This operation in a wide temperature range is achieved by means of the quantum dot LD and optical pin.

Figure 8 shows the bathtub curve of BER at 25 Gbps, PRBS31. Thanks to clear eye patterns, we obtained a 0.34



Fig.7 Temperature dependence of eye patterns and BER at 25 Gbps, PRBS31.



Fig. 8 Bathtub curve of BER at 25 Gbps, PRBS31.

Corning ClearCurve: 300-500 m at 25 Gbps



Fig. 9 Transmission characteristics of optical I/O core.

unit interval (UI) at BER of 10⁻¹² without clock data recovery (CDR). Although the power consumption of both the driver and the TIA is as low as 5 mW/Gbps at 25-Gbps operation, thanks to the 28-nm CMOS process, this exclusion of CDR further contributes to reducing the power consumption of the optical I/O core. Figure 9 shows the transmission characteristics of the optical I/O core. Two types of MMF were used. One is corning clear curve LX MMF [13], which is specialized for the O-bands and the other is conventional OM3 fiber, which is used in 850-nm wavelength. By using corning clear curve, transmission up to 300 m was achieved at 25 Gbps. The transmission length of 300 m is sufficient for applications in DC systems. Furthermore, by using conventional OM3 fiber, 30-m transmission without equalizer and 60-m transmission with equalizer were also achieved at 25 Gbps. The transmission length of 30-60 m is sufficient for applications in HPC systems.

4. FPGA Applications

As FPGA performance increase, its application area widens to include not only communications but also DCs and HPCs. This is largely due to FPGA's advantages in terms of flexibility, high throughput, low latency, and low power consumption compared to CPU and GPU. At the server systems in



Fig. 10 FPGA boards with optical I/O cores.



Fig. 11 FPGA measurements of (a) eye pattern and (b) BERs.

DCs and HPCs, FPGAs are used to function as the accelerators of CPUs and GPUs, which are connected through the FPGAs. Therefore, bandwidth guarantee of the entire system is important for improving the effective performance in server systems. For this purpose, we propose an FPGA board around which optical I/O cores are mounted, as shown in Fig. 10. A maximum of 24 Tx and Rx channels of optical I/O cores, with a capacity of 1.2 Tbps, were mounted around FPGA. These FPGA boards were connected by 300-m MMF, and 25 Gbps signals per channel were transmitted. Then, BERs and eye patterns were measured in FPGA. As shown in Fig. 11, BERs less than 10^{-12} with good eye patterns were obtained. This shows that there is almost no degradation in BERs at simultaneous many channels operation in optical I/O core.

The mounting area of 12 conventional quad small form-factor pluggables (QSFPs) (capacity = 1.2 Tbps) is about 180 cm². In contrast, the mounting area of eight optical I/O cores, also with a capacity of 1.2 Tbps, is about 11 cm^2 . In other words, the mounting area of optical I/O cores is less than 1/10 of the conventional QSFP area. This means that over-10-fold bandwidth in a server system is guaranteed by using optical I/O cores compared to the conventional optical modules. Furthermore, as optical I/O cores can be mounted close to FPGA, thanks to their small size and high temperature operation, the high speed electrical line between FPGA and the optical I/O cores becomes very short: less than 20 mm. This enables high speed transmission of 25 Gbps without CDR and contributes to low power consumption.

5. Conclusions

Optical I/O core based on silicon photonics technology and optical/electrical assembly was developed as a fingertip-size optical module with high bandwidth density, low power consumption, and high temperature operation. The advantages of the optical I/O core, including hybrid integration of quantum dot LD and optical pin, allow to achieve 300-m transmission at 25 Gbps per channel when an optical I/O core is mounted around FPGA without CDR. This optical I/O core will contribute to high bandwidth density and low power consumption interconnection among FPGAs in data center systems and HPC systems.

Acknowledgments

This paper is based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

References

- [1] https://www.karlrupp.net/2013/06/ cpu-gpu-and-mic-hardware-characteristics-over-time/
- [2] https://www.altera.com/products/fpga/new-to-fpgas/ resource-center/overview.html?utm_source=Altera&utm_ medium=link&utm_campaign=Homepage&utm_content=Staircase
- [3] K. Yashiki, Y. Suzuki, Y. Hagihara, M. Kurihara, M. Tokushima, J. Fujikata, A. Ukita, K. Takemura, T. Shimizu, D. Okamoto, J. Ushida, S. Takahashi, T. Uemura, M. Okano, J. Tsuchida, T. Nedachi, M. Fushimi, I. Ogura, J. Inasaka, and K. Kurata, "5 mW/Gbps hybrid-integrated Si-photonics-based optical I/O cores and their 25-Gbps/ch error-freeoperation with over 300-m MMF resonators," Optical Fiber Communication Conference (OFC) 2015, p.Th1G.1, 2015.
- [4] T. Horikawa, D. Shimura, H. Okayama, S.-H. Jeong, H. Takahashi, J. Ushida, Y. Sobu, A. Shiina, M. Tokushima, K. Kinoshita, and T. Mogami, "A 300-mm Silicon Photonics Platform for Large-scale Device Integration," IEEE J. Sel. Top. Quantum Electron., vol.24, no.4, 8200415, March 2018.
- [5] T. Mogami, T. Horikawa, K. Kinoshita, Y. Hagihara, J. Ushida, M. Tokushima, J. Fujikata, S. Takahashi, T. Shimizu, A. Ukita, K. Takemura, M. Kurihara, K. Yashiki, D. Okamoto, Y. Suzuki, Y. Sobu, S.-H. Jeong, Y. Tanaka, T. Nakamura, and K. Kurata, "1.2 Tbps/cm² Enabling Silicon Photonics IC Technology Based on 40-nm Generation Platform," J. Lightw. Technol., vol.36, no.20, pp.4701–4712, 2018.
- [6] J. Fujikata, S. Takahashi, M. Takahashi, M. Noguchi I, T. Nakamura, and Y. Arakawa, "High-performance MOS-capacitor-type Si optical modulator and surface-illumination-type Ge photodetector for optical interconnection," Jpn. J. Appl. Phys. vol.55, no.4S, 04EC01, 2016.
- [7] J. Fujikata, S. Takahashi, T. Mogami, K. Kurata, M. Takenaka, and T. Nakamura, "High-Performance Si Optical Modulator and Ge Photodetector and Their Application to Silicon Photonics Integrated Circuit," AiMES, vol.86, no.7, pp.17–25, 2018.
- [8] T. Shimizu, M. Ishizaka, N. Hatori, M. Okano, T. Yamamoto, M. Mori, Y. Urino, T. Nakamura, and Y. Arakawa, "Multi-channel hybrid integrated light source for ultra-high-bandwidth optical interconnections and its structural optimization for low power consump-

tion by considering thermal interference between LD array," Trans. Jpn. Inst. Elect. Pack., vol.7, no.1, pp.94–103, 2014.

- [9] T. Shimizu, N. Hatori, M. Okano, M. Ishizaka, Y. Urino, T. Yamamoto, M. Mori, T. Nakamura, and Y. Arakawa, "Hybrid integration technology of laser source with laser diode arrays on silicon optical waveguide platform by flip-chip bonding for silicon photonics (invited)," IEEE CPMT Symposium 2013, no.7-2, 2013.
- [10] K. Mizutani, K. Yashiki, M. Kurihara, Y. Suzuki, Y. Hagihara, N. Hatori, T. Shimizu, Y. Urino, T. Nakamura, K. Kurata, and Y. Arakawa, "Optical I/O core transmitter with high tolerance to optical feed-back using quantum dot laser," European Conference on Optical Communication (ECOC) 2015, P-4-07, 2015.
- [11] T. Uemura, A. Ukita, K. Takemura, M. Kurihara, D. Okamoto, J. Ushida, K. Yashiki, and K. Kurata, "125-µm-pitch × 12-channel "Optical Pin" Array as I/O Structure for Novel Miniaturized Optical Transceiver Chips," ECTC2015, 2015.
- [12] K. Yashiki, K. Mizutani, J. Ushida, Y. Suzuki, M. Kurihara, M. Tokushima, J. Fujikata, Y. Hagihara, and K. Kurata, "25-Gbps errorfree operation of chip-scale Si-photonics optical transmitter over 70°C with integrated quantum dot laser," Optical Fiber Communications Conference and Exhibition (OFC) 2016, Th1F.7, 2016.
- [13] https://www.corning.com/media/worldwide/coc/documents/Fiber/ PI1468_07-14_English.pdf



Takahiro Nakamurareceived his B.E.,M.E., and D.E. degrees in electrical engineering from Osaka University in 1986, 1988, and2005, respectively. He joined NEC Corporation,Kawasaki, Japan in 1988, where he was engagedin research and development of laser diodes andsilicon photonics. He is currently a Chief Manager for the Photonics and Electronics Technologyogy Research Association on a temporary basis and a project professor at the University ofTokyo.



Kenichiro Yashiki received his B.S. in applied physics from the University of Tokyo, Japan. In 1992, he joined NEC Corporation, where he was engaged in research and development of II-VI laser diodes for storage application, wavelength-selectable light sources and EMLs for long haul and core networks, and VC-SELs and optical modules for interconnections. He has been with AIO Core Co., Ltd. from 2018 after a five-year research and development of Optical I/O core in the Photonics Electronics

Technology Research Association (PETRA). He is a senior member of IEICE. He received a "Best Paper" award at the 5th Optoelectronics and Communications Conference (OECC2000).



Kenji Mizutani received the D.E. degrees in electronics from Nagoya University in 2003. He joined NEC Corporation, Japan in 2003, to study tunable lasers and optical node system. From 2014, he is currently a senior researcher for the Photonics Electronics Technology Research Association to study silicon photonics. He is a member of the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan.



Masataka Noguchi was graduated from Ibaraki Prefecture Tsuchiura Industrial High School, Electrical Course in 1991. In the same year, he joined NEC. He was a research assistant of device process at the Microelectronics Research Institute. Currently, he is engaged in research on silicon photonics at Photonics Electronics Technology Research Association (PE-TRA).



Takaaki Nedachi received the A.E. degree in electrical engineering from Tokyo Metropolitan College of Technology in 1992. He joined NEC Corporation, Fuchu Japan in 1992, where he was engaged in development of electrical circuit. He is currently a senior researcher for the Photonics and Electronics Technology Research Association (PETRA) on a temporary basis.



Daisuke Okamoto received the B.E. and M.E. degrees in nuclear engineering from Kyoto University, Kyoto, Japan, in 2003 and 2005, respectively. He joined NEC Corporation, Tsukuba, Japan, in 2005, where he was involved in studies on plasmonics and silicon photonics. From 2008 to 2009, he was a Visiting Scholar at the Massachusetts Institute of Technology. He is currently a Senior Researcher for the Photonics and Electronics Technology Research Association, Tsukuba, Japan. His current research inter-

ests include silicon photonics and optical interconnects. He is a Member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.



Junichi Fujikata received the B.E. and M.E. degrees in engineering from the University of Tokyo, Japan in 1991 and 1993, respectively. He received the Ph.D. degree in engineering from Tohoku University in 2016. He joined NEC Laboratories in 1993 and has involved in studies on magnetic materials and devices, and also involved in studies on plasmonics and silicon photonics. In 2010, he joined the Photonics Electronics Technology Research Association, Tsukuba, Japan, as a leader of Ge photode-

tector research team. He is a member of the Japan Society of Applied Physics, and the Institute of Electronics, Information and Communication Engineers, Japan.



Masatoshi Tokushima earned his B.E. and M.E. degrees from Waseda University, Tokyo, Japan in 1987 and 1989 and his Ph.D. in engineering from the University of Tokyo, Tokyo, Japan in 2007. He joined NEC Corporation in 1989 and was engaged in the research and development of heterojunction field-effect transistors, photonic crystals, and silicon photonics. He is currently a chief researcher with the Photonics Electronics Technology Research Association (PETRA).



Jun Ushida received the M.E. and Ph.D. degrees in physics from Osaka University, Osaka, Japan, in 1996 and 1999, respectively. In 1999, he joined NEC Corporation, Tsukuba, Japan, where he has been involved in research on nanophotonics including photonic crystals and silicon photonics. In 2012, he joined Photonics Electronics Technology Research Association (PETRA). He is a member of the Japan Society of Applied Physics (JSAP) and the Physical Society of Japan (JPS).



Yasuyuki Suzuki received the B.E., M.S., and Ph.D. degrees in engineering from the University of Tsukuba, Ibaraki, Japan, in 1982, 1984, and 2000, respectively. In 1984, he joined the Microelectronics Research Laboratories, NEC Corporation, Kawasaki, Japan, where he was engaged in the research and development of high-speed heterojunction FET ICs. He was engaged in the research and development of high-speed ICs for the optical communication systems. In 2012, he moved to the PETRA,

Tsukuba, Japan. His current interests include the research and development of high-speed ICs and silicon photonics. From 2009 to 2017, he was also a Visiting Professor at the University of Electro-Communications, Tokyo, Japan. He received the Best Paper Award in 2012 from IEICE.



Takanori Shimizu received the B.S. and M.S. degrees in electrical engineering from Waseda University in 1989 and 1991. In 1991, he joined NEC Corporation, Tsukuba, Japan, where he engaged in research on mode-locked semiconductor lasers for ultrafast technologies, development of hybrid integrated optoelectronic modules for optical communication systems, and development of optical devices and mounting technology for on-chip and interchip optical interconnects. He is currently a Chief

Researcher for the Photonics and Electronics Technology Research Association. Mr. Shimizu is a member of the Japan Society of Applied Physics and of the Optical society (OSA).



Koichi Takemura received the B.E. and M.E. degrees in metal science and technology from Kyoto University in 1986 and 1988, respectively, and the D.E. degree in electronics and applied physics from Tokyo Institute of Technology in 2017. He joined NEC Corp. in 1988 and engaged in the research and development of ferroelectric thin film capacitors and 3D integration technologies. From 1998 to 1999, he was a visiting researcher at the Pennsylvania State University. He also worked with Associ-

ation of Super-Advanced Electronics Technologies (ASET) from 2008 to 2010. He is currently a Chief Researcher of PETRA. He is a member of the IEEE Electronics Packaging Society, the Japan Institute of Electronics Packaging, and the Japan Society of Applied Physics.



Tsuyoshi Horikawa received the B.S. degree in chemistry from Shizuoka University in 1983, the M.S. degree in chemistry from Kyoto University in 1985, and the D. Eng. degree from Kyoto University in 2016. He joined the central research laboratories, Mitsubishi Electric, Corp. in 1985, and moved to AIST in 2003. He is currently a Chief Senior Researcher with AIST and has been engaged in process integration for the IPECST Project. He is the author of more than 240 articles for peer-review journals and inter-

national conferences, and holds more than 40 U.S. and Japanese patents. He has been a JSAP Fellow since 2016. He is a member of the IEEE, JSAP, and IEICE.



Akio Ukita received the B.S. and M.S. degrees in Electrical Engineering from Tokyo Institute of Technology in 1985 and 1987, respectively. He joined NEC Corporation, Kawasaki, Japan in 1987, where he was engaged in research and development on production engineering. He is currently a senior researcher for the Photonics and Electronics Technology Research Association on a temporary basis.



Hiroshi Yamaguchi received the B.E. degree in electronic engineering and the M.E. degree in electrical engineering from Tokyo Denki University, Tokyo, Japan, in 1986 and 1989, respectively. He joined NEC Corporation, Fuchu Japan in 1989, where he has been engaged in the development on electrical circuit. He is currently a chief researcher for the Photonics and Electronics Technology Research Association (PETRA), Fuchu, Japan on a temporary basis.



Yasuhiro Ibusuki received the B.S. and M.S. degrees in Physical Electronics from Tokyo Institute of Technology in 1992 and 1994, respectively. During 1994-, he stayed in Furukawa Electric Co., Ltd. to study photonic devices. He is now with PETRA.



Junichi Tsuchida received the B.E degree in electrical engineering from Niigata University, Japan in 1989. He joined NEC Corporation, Fuchu Japan in 1989, where he engaged in development on electrical circuit. He is currently a chief manager for the Photonics and Electronics Technology Research Association (PETRA), Fuchu, Japan on a temporary basis.



Mitsuru Kurihara received the B.E. and M.E. degrees in mechanical engineering from Tokyo University of Science in 1986 and 1988. In 1988, he joined NEC Corporation, where he has been engaged in research and development of Production Engineering. He has been with the AIO Core Co., Ltd. from 2018.





Yasuhiko Hagihara received the B.S. and M.S. degrees in electrical engineering from the University of Tokyo, Japan in 1986 and 1988. He joined NEC in 1988, where he worked in designing microprocessors and their FPUs, architecture, high-speed circuit, low-power circuit, clocking, SRAM, SerDes, 3D-IC, transistor variability and design methodologies. His current interests include high-speed interconnect by using Silicon photonics.

Kazuhiko Kurata is CTO, Board of Directors of AIO core Co., Ltd. He has over 30-years' experience in the development and management for optical-fiber communication and optical interconnection modules and subsystem. His previous role was position as sub-project leader of the Integrated Photonics-Electronics Convergence System Technology project in Japan. He joined to AIO core as CTO in July 2017 to start supplying optical interconnection solution by the optical I/O core. He is also a member of

the IEEE, Optical society of America (OSA) and the Institute of Electronics, Information and Communication Engineers (IEICE).



Keizo Kinoshita received his B.E. and M.E. degrees in Metallurgy from Kyoto University in 1986 and 1988, respectively. In 1988, he joined NEC Corp., and developed RIE technique for magnetic materials. After that, he diagnosed etch and CVD plasmas at ASET and MIRAI. By the works, he received the D.E. degree from Hiroshima University in 2007. He was a Professor at Tohoku University from 2011 to 2014, and engaged in MRAM etching processes. He received three awards about dry process tech-

nology. He is now developing process technologies for Silicon Photonics devices at AIO Core Co., Ltd.. Dr. Kinoshita is Fellow and Director of the Japan Society of Applied Physics.