In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.
Mizuki MOTOYOSHI
Tohoku University
Suguru KAMEDA
Tohoku University
Noriharu SUEMATSU
Tohoku University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Mizuki MOTOYOSHI, Suguru KAMEDA, Noriharu SUEMATSU, "60GHz 180µW Power Consumption CMOS ASK Transmitter Using Combined On-Chip Resonator and Antenna" in IEICE TRANSACTIONS on Electronics,
vol. E102-C, no. 10, pp. 725-731, October 2019, doi: 10.1587/transele.2019MMP0012.
Abstract: In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.2019MMP0012/_p
Copy
@ARTICLE{e102-c_10_725,
author={Mizuki MOTOYOSHI, Suguru KAMEDA, Noriharu SUEMATSU, },
journal={IEICE TRANSACTIONS on Electronics},
title={60GHz 180µW Power Consumption CMOS ASK Transmitter Using Combined On-Chip Resonator and Antenna},
year={2019},
volume={E102-C},
number={10},
pages={725-731},
abstract={In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.},
keywords={},
doi={10.1587/transele.2019MMP0012},
ISSN={1745-1353},
month={October},}
Copy
TY - JOUR
TI - 60GHz 180µW Power Consumption CMOS ASK Transmitter Using Combined On-Chip Resonator and Antenna
T2 - IEICE TRANSACTIONS on Electronics
SP - 725
EP - 731
AU - Mizuki MOTOYOSHI
AU - Suguru KAMEDA
AU - Noriharu SUEMATSU
PY - 2019
DO - 10.1587/transele.2019MMP0012
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E102-C
IS - 10
JA - IEICE TRANSACTIONS on Electronics
Y1 - October 2019
AB - In this paper, we proposed low power consumption ASK transmitter based on the direct modulated oscillator at 60GHz-band. To achieve the proposed transmitter, high power-efficient oscillator and loss less modulator are designed. Moreover combined on-chip resonator and antenna to remove the buffer amplifier of the transmitter to reduce the power consumption and size. The proposed transmitter has been fabricated in standard 65nm CMOS process. The core area is 1130µm×590µm with pads. The operation frequency is 60.4GHz. The BER of 10<SUP>-6</SUP> is achieved under 50Mbps with power consumption of less than 260µW including the buffer amplifier. Using the proposed combined on-chip resonator and antenna, which need no buffer amplifier for transmitter and the power consumption is reduced to 180µW.
ER -