PAPER Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology

A Low-Jitter Injection-Locked Clock Multiplier Using 97-μW Transformer-Based VCO with 18-kHz Flicker Noise Corner

Zheng SUN^{†a)}, Hanli LIU[†], Dingxin XU[†], Hongye HUANG[†], Bangan LIU[†], Zheng LI[†], Jian PANG[†], Teruki SOMEYA[†], Nonmembers, Atsushi SHIRANE[†], and Kenichi OKADA[†], Members

SUMMARY This paper presents a high jitter performance injectionlocked clock multiplier (ILCM) using an ultra-low power (ULP) voltagecontrolled oscillator (VCO) for IoT application in 65-nm CMOS. The proposed transformer-based VCO achieves low flicker noise corner and sub-100 µW power consumption. Double cross-coupled NMOS transistors sharing the same current provide high transconductance. The network using high-Q factor transformer (TF) provides a large tank impedance to minimize the current requirement. Thanks to the low current bias with a small conduction angle in the ULP VCO design, the proposed TF-based VCO's flicker noise can be suppressed, and a good PN can be achieved in flicker region $(1/f^3)$ with sub-100 μ W power consumption. Thus, a high figure-ofmerit (FoM) can be obtained at both 100 kHz and 1 MHz without additional inductor. The proposed VCO achieves phase noise of -94.5/-115.3 dBc/Hz at 100 kHz/1 MHz frequency offset with a 97 µW power consumption, which corresponds to a -193/-194 dBc/Hz VCO FoM at 2.62 GHz oscillation frequency. The measurement results show that the $1/f^3$ corner is below 60 kHz over the tuning range from 2.57 GHz to 3.40 GHz. Thanks to the proposed low power VCO, the total ILCM achieves 78 fs RMS jitter while using a high reference clock. A 960 fs RMS jitter can be achieved with a 40 MHz common reference and 107 μ W corresponding power. key words: injection lock, frequency multiplier, IoT, ultra-low power, VCO, transformer, FoM, flicker noise, CMOS

1. Introduction

Nowadays, the low jitter clock synthesizer is one of the most demanding components in various systems [1]–[4]. Those devices sustained by energy harvesters or low capacity battery must support low-voltage and low-power operation. That puts challenges on the clock synthesizer designs with considering the frequency tuning range (FTR), phase noise (PN) and power consumption. As one of the types of clock synthesizer, phase-locked loops (PLLs) based clock multipliers are commonly implemented in modern systems-onchip, that multiply a low-frequency reference provided by a crystal oscillator. As we noticed, the commonly implemented type-II PLLs using low reference frequency can't provide sufficient voltage-controlled oscillator (VCO) noise suppression bandwidth, e.g., <1 MHz, that protrudes the importance of 1/f (flicker) noise suppression in VCO, which degrades the close-in PN [5]. In contrast to PLLs, the injection-locked clock multipliers (ILCMs) lock oscillation frequency to an integer multiplier number of reference clock

Manuscript revised October 15, 2020.

Manuscript publicized January 8, 2021.

[†]The authors are with the Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, 152–8552 Japan.

a) E-mail: sun.z@ssc.pe.titech.ac.jp

DOI: 10.1587/transele.2020CDP0005



Fig.1 (a) Injection-locked frequency generator and its time-domain waveform during injection for frequency multiplication. (b) Lower jitter with good flicker corner.

by injection pulses [3], [6]. In which, the noise performance of the VCO, including the flicker noise, has significant influence on the ILCM's phase noise performance.

Forwarding the reference frequency and injecting it directly into the VCO has been used to improve jitter performance of the VCOs [7]–[12], which has lower power consumption benefiting from its simply structure. The conventional ILCM is shown in Fig. 1(a). By correcting the oscillator zero crossings periodically using the pulse generated from a low jitter reference, the jitter accumulation can be lowered [13]. And a good in-band phase noise can be achieved thanks to the wide noise suppression bandwidth as shown in Fig. 1(b). According to phase noise analysis in [14], the single sideband phase noise $\mathcal{L}_{IL}(f)$ of injectionlocked clock multiplier based on a VCO is given as

$$\mathcal{L}_{\rm IL}(f) = \mathcal{L}_{\rm VCO} \cdot \frac{2\pi^2 (N-1)(2N-1)}{3f_{\rm ref}N^2} \cdot \frac{f^2}{1 + (\frac{f}{f_{\rm rei}})^2} \quad (1)$$

where f_{ref} is the injection reference, N is the multiplication

Copyright © 2021 The Institute of Electronics, Information and Communication Engineers

Manuscript received July 27, 2020.

factor and the f_{inj} is the injection locking bandwidth which can be expressed as

$$f_{\rm inj} = f_{\rm ref} \cdot \frac{1}{\pi} \cdot \sqrt{\frac{3N}{2(N-1)}} \tag{2}$$

Based on the Eq. (1) and (2), several inspections can be observed. First, the in-band phase noise will experience a 1st-order suppression with a wide bandwidth f_{ini} , which is close to 0.4 times f_{ref} . Thus, with a high reference frequency and a small value of N, a wide noise suppression bandwidth f_{inj} is available. Meanwhile, at the high offset frequency, the phase noise of the injection-locked VCO is 3 dB higher than the free-running VCO. Thus, according to the above points, a low-power VCO with a good $1/f^2$ noise performance is a suitable candidate to be the high jitter performance (e.g. < 100 fs) ILCM with the assistance from a high reference frequency. However, it is worth noting that the noise degradation in injection-locked frequency generator due to the flicker noise is also significant, because of the injection lock operation can only suppress the VCO noise by 1st-order (2nd-order in conventional type-II PLL). A VCO with low flicker corner and low $1/f^2$ noise is superior compared with the one with bad phase noise performance. The Fig. 2 shows the calculated jitter performance of the ILCM with different VCO flicker corner. In case of a 40 MHz reference frequency, a VCO flicker corner lower than 100 kHz is desired to minimize the integrated RMS jitter with a ultralow power consumption. In addition to using a higher injection frequency, such as 80 MHz or higher, a LC-VCO, which has both good flicker noise and thermal noise performances, is attractive for high jitter performance ILCM implementation.

As CMOS scales, the MOS transistor's flicker noise will further degrade the close-in PN, thus limiting the achievable jitter performance of the PLL or ILCM and the data rate of transceiver finally. Since the tail filter technique [15] firstly introduced in CMOS oscillators to suppress the 1/f upconversion from the current source, many efforts has been made to reducing the 1/f upconversion mechanisms through dedicated design techniques [16]–[20]. It is worth noting that these designs operate with larger than 0.3 mW power consumption. With a limited current from a low supply voltage, cross-coupled transistors with large size can provide a sufficient G_m . However, it should be



Fig. 2 Calculated jitter performance of ILCM with different VCO flicker corner.

noticed that the non-linear gate capacitance of the oversize transistor will increase the harmonic power and aggravate the flicker upconversion. Since the FoM is a function of the power dissipation and the achievable phase noise performance. The VCO with ultra-low power consumption and good phase noise performance also can achieve good FoM and be attractive for the low-power applications, such as digital PLL [21], [22] and BLE transceivers [23], [24]. Also, as indicated in [25], the open-loop operation of VCO can be helpful in saving TX power which requires VCO to have both low $1/f^3$ and $1/f^2$ phase noise.

In this paper, a sub- $100 \,\mu$ W VCO based on a single transformer structure is proposed with low flicker noise corner and ultra-low power consumption, which is extended version of [26]. The analysis of the transformer-based tank impedance, startup condition, and flicker noise is firstly added in this work and verified with more detailed simulation/measurement results. To verify the high performances of the VCO, a low-power ILCM is built based on this ULP VCO targeting for high jitter performance (*e.g.* <100 fs) with a sub-300 μ W power consumption.

2. Transformer-Based ULP VCO

The diagram of the proposed VCO is shown in Fig. 3. To achieve good PN performance with a low power consumption, high-Q factor transformer using co-planar structure is implemented in the load tank with minimized on-chip area and minimum number of cross-sections. Also, the capacitor bank can be designed with small tuning range which has a high quality factor (> 50) because of the large inductance of TF. Thus, the quality factor of the tank is mainly dominated by the transformer. Through the center tap of both swings, DC current is shared by the two cross-coupled NMOS transistor to provide sufficient mobility. The large inductance of the secondary swing L_S and passive gain in TF ensure the start-up with small current bias. Both the supply port and ground port are at the bottom side of the transformer, which provides a well-defined common-mode return path.

The noise of the tail current source can appear as a CM signal and modulate the oscillation voltage. This phe-



Fig. 3 Proposed ULP transformer-based VCO with flicker noise reduction.



Fig. 4 Schematic of capacitor bank and equivalent model of the half transformer.

nomenon will become more serious when insufficient voltage headroom is added on the current source [22]. Also, to mitigate the voltage drop from the current source, which degrades the voltage efficiency, an 8-bit binary resistor bank is implemented for the current control with the range from 90 μ A to 360 μ A.

2.1 Transformer-Based Tank and Start-Up Condition

Figure 4 shows the implemented transformer-based network with capacitor banks. A 6-bit switchable capacitor bank is implemented for coarse frequency tuning, and a 9-bit linearized varactor is used for fine frequency tuning. As derived in [22], the load impedance transfer ratio can be expressed as the turn ratio $L_P:L_S$ and the start-up condition can be written as:

$$g_{\rm m0} > 2/(1 + L_{\rm P}/L_{\rm S})Z_{\rm bot,eq}$$
 (3)

In which, $Z_{bot, eq}$ represents the input impedance from the bottom side of the transformer and all the transistors (M1~M4) have the same g_{m0} at start-up condition.

To clearly show the TF's impedance with additional C_F, half circuit of the transformer including the VN port and OUTN port is analyzed, and the conventional T equivalent model is converted to π equivalent model using Wye-Delta Transformation [27]. Compared with T-model, the π model shows better terminal behavior when a large leakage inductance appears [28]. The Z_1 , Z_2 , and Z_3 represent the parallel resonance impedance of each part in π equivalent network, as shown in Fig. 4. The $Z_{bot,eq}/2$ can also be expressed as the $Z_3 \parallel (Z_2 + Z_1)$. Due to the limited coupling factor k (<0.6) from the multi-turns co-planar TF structure, a large $L_{\rm C}$ appears (≈ 2.4 nH), which degrade the parallel impedance. An appropriate zero-shifting capacitance $C_{\rm F}$ [29], which resonate with $L_{\rm C}$ at fundamental frequency, can maximize $Z_{bot,eq}$ value with a slight frequency drift. It needs to notice that the parasitic capacitance between two windings should also be considered as a additional part of $C_{\rm F}$. To obtain a maximized impedance from bottom-side $(Z_{bot,eq})$, both of (Z_1+Z_2) and Z_3 should be maximized. In



Fig. 5 Simulated tank impedance over frequency tuning range.



Fig.6 Calculated minimum required g_{m0} and simulated transistor g_{m0} versus different current bias.

which, the value of (Z_1+Z_2) will be havily infulence by the Z_2 , which is the parallel resonate impedance of L_C and C_F . Also, because of the complexity of the actual TF model, The optimal value of C_F can only be obtained by simulation. In simulation, a 400 fF of C_F can improve the peak impedance of $Z_{\text{bot,eq}}$ from 940 Ω to 1200 Ω which can reduce the minimum current required at the start-up condition. The simulated results of both top and bottom ports are shown in Fig. 5. To simulate the input impedance from the bottomside and up-side respectively, a 50 Ω port is placed in one of the ports while the other one is floating. Note that both of the parasitic capacitance from transistors should be considered as a fixed part of the capacitor bank. The maximum oscillation frequency is achieved with capacitor bank is turned off with approximately 210 fF capacitance, while the minimum oscillation frequency can be obtained with all the capacitors are turned on. Thanks the high impedance $Z_{bot,eq}$ provide by this tank, the minimum required start-up q_{m0} can be minimized and a robust oscillation startup can be realized.

Figure 6 shows the calculated minimum required g_{m0} and simulated transistor g_m versus different current bias. In simulation, a 90 µA current with 0.9 mS g_{m0} is sufficient to sustain the oscillation with a slow-slow (SS) corner (120 °C). In the post-layout simulation, larger than 300 mV oscillation amplitude is confirmed in all PVT corners with same bias current (190 µA) from 0.5 V DC supply.

2.2 Low Flicker Noise Corner

Since the low-power startup benefits from the cooperation of the large NMOS transistors and high tank impedance, the flicker noise upconversion is also mitigated from a small conduction angle with a low-power consumption. According to the impulse sensitivity function (ISF) theory [30], the flicker noise upconversion in cross-coupled oscillation involves the following steps. First, the flicker noise, in voltage $v_{1/f}$, at the offset frequency $\Delta \omega$ will be modulated to current noise around different harmonics $k\omega_0 \pm \Delta \omega$ through a noise modulation function (NMF), which is once determined by the transistor's time-varying transconductance $G_m(t)$. It should be noted that a more accurate NMF should be utilized with the consideration of the correlated mobility fluctuation (CMF) [5], which is also influenced by the drain current I_D in advanced technology. The NMF can be described as

$$m(t) = G_{\rm m}(t) + \Omega I_{\rm D}(t) \tag{4}$$

where m(t) is the NMF. Ω is the process parameter, which is the function of Coulomb scattering coefficients, the volumetric oxide trap density, and oxide capacitance per unit area of the interfaces [31]. $G_{\rm m}(t)$ and $I_{\rm D}(t)$ are the steadystate waveform which can be obtained by the transient simulation in Spectre. The flicker current noise can be written as

$$i_{1/f}(t) = v_{1/f}(t) \times m(t)$$
 (5)

Assuming the $v_{1/f}(t)$ at $\Delta \omega$ is expressed as $v_{1/f}(t) = \sqrt{2}V_{1/f,RMS} \cos (\Delta \omega t + \gamma)$, in which the γ is an initial random phase. The current noise can be rewritten as

$$i_{1/f}(t) = \sqrt{2V_{1/f,RMS} \times m(t) \times \cos(\Delta \omega t + \gamma)}$$
(6)

$$= \sqrt{2I_{1/f,RMS}}\cos\left(\Delta\omega t + \gamma\right) \tag{7}$$

Though the $I_{1/f,RMS}$ can be directly obtained by the periodic steady-state (PSS) simulation in Spectre, the understanding of how the m(t) influences the $I_{1/f,RMS}$ can give us the guideline to design the VCO with lower flicker noise corner. According to [31], the term of ΩI_D is relatively small compared with the G_m , due to the small CMF factor Ω in 65 nm node and low current bias. Therefore, it should be noted that $G_m(t)$ will dominate the m(t) and mainly considered here.

Secondly, the flicker noise current will converted to phase noise through its corresponding ISF, and the nonnormalized ISF can be expressed as

$$h_{\rm DS}(t) = \frac{1}{2} h_0 \cos \theta_0 + \sum_{1}^{N} (h_k \cos k \omega_0 t + \theta_k)$$
(8)

where h_k is the magnitude of the ISF at each harmonic and its corresponding phase θ_k . Both the h_k and θ_k can be estimated by using the simulator PSS and PNOISE in Spectre. Finally, the single-sideband to carrier ratio (SSCR) can be expressed using the non-normalized effective ISF ($h_{eff}(t)$) as

$$\mathcal{L}_{\Delta\omega} = 2 \left(\frac{\sqrt{2}}{2\Delta\omega} \cdot h_{eff}(t) \right)^2 \tag{9}$$

$$= 2\left(\frac{\sqrt{2}}{2\Delta\omega} \cdot \frac{1}{T} \int_0^T h_{\rm DS}(t) \cdot I_{1/f,RMS}(t)dt\right)^2 \qquad (10)$$

From equation (10), two approaches are indicated to minimize the flicker noise corner. One is to make the $h_{DS}(t)$ more symmetrical and narrow the upper and lower ranges, such as increasing the quality factor of the tank or reducing the even harmonic components. Another way is to reduce the absolute value of the $I_{1/f,RMS}$, such as increasing the transistor gate size (lower $V_{1/f,RMS}$) and narrow the conduction angle (lower m(t)).

In general, the flicker noise current will modulate the waveform within a window m(t) determined by current and transconductance which influenced by the transistor's conduction angle. Thus, to reduce the flicker noise upconversion, one way is directly reduce the flicker noise current which associated with transistor's gate area. And another way is to reduce the conduction-angle (*i.e.*, class-C VCO) which also means to narrow the noise modulation window [20]. What should be noticed here is that to reduce the conductance angle in steady-state, the current bias must be relatively small to avoid large voltage waveform. However, the small current bias will also lead to small mean value of transconductance, which makes the startup become more difficult [32].

Figure 7(a) shows the simulated waveforms of top transistor M2 and bottom transistor M4. Due to the low supply voltage (i.e., 0.5 V), which shared by the stacked structure, and the low current bias condition, the gate voltage waveform of bottom transistors is lower than the threshold voltage at the most of the time. Thus, the bottom transistor cross-coupled pair works most of time in class-C region with small conduction-angle ($\approx 90^{\circ}$). Meanwhile, the top crosscoupled pair works with a relatively larger conduction-angle $(\approx 120^{\circ})$. The flicker noise contribution from both top and bottom transistors will be mitigated. The DC value of the impulse sensitivity function accounts for the flicker noise upconversion. To verify the different current cases, both ISF and flicker noise current simulations are carried out with different current conditions. Figure 7(b) shows the simulated ISF functions with different current condition for both transistors M2 and M4. Figure 7(c) shows the simulated the RMS value of flicker noise current of both upper and lower transistors. With a large current which leads a large conduction angle, the flicker noise current will increase as the red dot line shown in Fig. 7(c). Meanwhile, a small transistor size will also contribute a larger flicker noise component. As shown in Fig. 7(d), the effective non-normalized ISF function of M2 transistor is also small thanks to the large transistor size $(128 \,\mu\text{m}/60 \,\text{nm})$, which reduces the absolute flicker noise current. Meanwhile, the bottom transistor M4 has as a much lower DC value of ISF function thanks to the narrow conduction angle with a proper current biasing. The



Fig. 7 (a) Simulated waveforms of V_{GS} , V_{DS} , and drain current I_D of transistor M2 and M4. (b) Simulated Non-normalized ISF functions of M2 and M4. (c) Modulated RMS value of flicker current noise at 10 kHz of M2 and M4. (d) Simulated effective non-normalized ISF function with different current bias (160/310 μ A).

resistor bank only degrades the $1/f^2$ phase noise in a small value (< 5%) and has negligible impact on the flicker corner.

2.3 ILCM Implementation

To indicate the performances of the proposed VCO, a ILCM diagram with a integer mode is constructed as shown in Fig. 8. Note that the power consumption of the VCO core and the pulse generator are commonly considered in the ILCM designs and higher reference frequency will inevitably increase the power consumption of the pulse generator.

The pulse generator generates narrow pulse with adjustable pulse width using the positive edges of the reference clock and the generated pulses are injected into the TF-based VCO through an NMOS transistor [33]. The pulse width can be adjusted from 45 ps to 186 ps using a



Fig. 8 ILCM implementation with pulse generator and test buffer.

3-bit delay control word with a 1-V power supply in postlayout simulation. A $20 \,\mu$ m/60 nm NMOS transistor is implemented as the shunt transistor for the pulse injection. It should be noticed that the injection from the bottom side of the VCO has a much more obvious effect because the larger differential waveform amplitude. A inverter driven common source power amplifier is constructed as the test buffer. The first stage of the VCO buffer is using a resistor feedback low-VT inverter.

3. Measurement

Figure 9 shows the die micrograph. The VCO is implemented in TSMC 65 nm 1P9M CMOS technology with one ultra-thick top metal layer, and the core area is 0.28 mm² which mostly occupied by the single transformer. To generate the injection pulse, the implemented pulse generator is constructed using the standard digital logic cells in the 65-nm CMOS process. A inverter driven common-source power amplifier (PA) is implemented for the phase noise measurement. To mitigate the influence of electromagnetic coupling between the PA and the transformer, a vertically symmetrical layout is employed.

3.1 ULP VCO Measurement

The phase noise is tested with signal source analyzer (Keysight E5052B) and Fig. 10 shows the measured PN at 100 kHz, 1 MHz, and 10 MHz, at 2.62 GHz oscillation frequency. In measurement, two external low-dropout linear voltage regulators (LDOs) are utilized to provide an ultra-low-noise DC supply and frequency tuning voltage, respectively. Fine current control can be realized with the on-chip 8-bit resistor bank, which is added in the tail of VCO. The measured $1/f^3$ corner is 18 kHz with drawing 194 µA current from 0.5 V DC supply. Meanwhile, this proposed TF-based VCO achieves -94.5/-115.3 dBc/Hz at 100 kHz/1 MHz frequency offset, corresponding to a -193/-194 dBc/Hz VCO FoM. The difference in FoM at 100 kHz and 1 MHz is less than 1 dBc/Hz thanks to the low $1/f^3$ corner achieved in this design.

The PN plots at representative oscillation frequencies are shown in Fig. 11. The phase noise variation is lower than 4.5 dB over the frequency tuning range (FTR) from 2.57 GHz to 3.40 GHz with a peak FoM -194 dBc/Hz. The



Fig.9 Chip micrograph.



Fig.10 Measured phase noise of the VCO at 2.62 GHz oscillation frequency.



Fig. 11 Measured phase noise of the VCO at representative frequencies.

measured flicker noise corners over the frequency tuning range are shown in Fig. 12. The $1/f^3$ corner is below 60 kHz over the tuning range and better flicker noise performance achieved with lower oscillation frequency. The phase noise and FoM over the frequency tuning range are summarized in Fig. 13. Figure 13(a) shows PN at 100 kHz and 1 MHz, respectively versus different oscillation frequencies. Figure 13(b) shows the corresponding FoM versus oscillation frequencies and the FoM achieves below -190 dBc/Hz over the tuning range thanks to good phase noise performance with low power consumption. The measured VCO supply sensitivity K_{VDD} is around 270 MHz/V at 0.5 V supply voltage due to the large size of transistors working in the current limited region. Figure 14 summarizes the power and



Fig. 12 Measured flicker noise corner over the frequency tuning range frequencies.



Fig.13 (a) Phase noise (b) FoM at 100 kHz and 1 MHz over the frequency tuning range frequencies.



Fig. 14 The comparison of power and FoM in low-power LC-VCOs.

FoM of the low-power LC-VCO designs. This work breakthrough the sub-100 μ W power barrier and achieves best FoM around the left corner in the FoM Summary. The performance of the proposed VCO is summarized and compared with state-of-the-art VCO in CMOS processes, as shown in Table 1. Compared to other VCOs, this design achieves both low flicker corner and a good $1/f^2$ phase noise performance with an ultra-low power consumption.

3.2 ILCM Measurement

Figure 15 shows the measured injection-locked phase noise

				-					
		This Work	[18]	[20]	JSSC'13	[17]	[19]	[16]	VLSI'09
Tech. (nm)		65	28	28	65	65	40	130	180
Architecture		Implicit	Implicit	Conduct Angle	Drain	Inverse	Implicit	Noise	Dual
		Resonate	Resonate	Reduction	Resistor	Class-F	Resonate	Circulating	Class-C
VDD		0.5	0.7	0.3	1.2	0.6	1.0	1.2	0.2
Tuning Range		2.57~3.40	4.7~5.4	2.02~2.87	3.3~3.6	3.49~4.51	5.4~7	2.04~2.47	N.A.
(GHz)		(27.8%)	(13.8%)	(35%)	(18.2%)	(25.5)	(25.8%)	(19%)	
Power (mW)		0.097	0.5	0.75	0.72	1.14	10	2.58	0.114
Osc. Frequency (GHz)		2.62	4.7~5.4	2.4	3.3	4.51	7	2.35	4.5
Phase Noise (dBc/Hz)	100 kHz	-94.5	-108	-95.9	-47@1kHz	-98.5	-102.1	-109.8	-79
	1 MHz	-115.2	-131	-119.3	-114	-143.7	-124.5	-131.6	-104
FoM _{VCO} * (dBc/Hz)	100 kHz	-193	-193 (@200 kHz)	-184.8	-179@1 kHz	-191	-188.9	-193.1	-181
	1 MHz	-194	-196 (@5 MHz)	-188.1	-189.8	-196.2	-191.4	-195.6	-187
Flicker Noise Corner (kHz)		18~50	200	60~100	N.A.	300	60	50	200~300
TF/Inductor Count		1	1	1	1	1	1	1	1
Area (mm ²)		0.28	0.18	0.14	0.08	0.22	0.13	0.36	0.19

Table 1 Performance comparison with state-of-the-art oscillators

* FoM_{VCO} = $\mathcal{L}(f_{\text{offset}})$ - 20log (f_0/f_{offset}) + 10log $(P_{\text{DC}}/1 \text{ mW})$



Fig. 15 Measured injection-locked phase noise with different reference frequencies.



Fig. 16 Measured integrated jitter performance.

with different reference frequencies. The ILCM is fabricated in 65-nm CMOS technology. At the 2.6 GHz operation frequency, the available injection ratio ranges from 5 to 260, corresponding to the power consumption from the $210 \,\mu$ W to $107 \,\mu$ W.



Fig. 17 Calculated FoM with different injection reference frequencies.

As shown in Fig. 16, a 78 fs integrated RMS jitter (10 kHz to 40 MHz) can be achieved with a 520-MHz reference. With a 40 MHz common reference, a 960 fs RMS jitter can be achieved with 107 μ W corresponding power. Figure 17 plots the calculated jitter-power FoM (FoM_{JP}), where

$$FoM_{\rm JP} = 10\log_{10}\left\{\frac{Jitter^2}{(1\ s)^2} \cdot \frac{Power}{1\ mW}\right\}$$
(11)

The FoM with consider reference frequency, FoM_{JRP} , can be written as [34], where

$$FoM_{\rm JRP} = 10\log_{10}\left\{\frac{Jitter^2}{(1\ s)^2} \cdot \frac{Power}{1\ mW} \cdot \frac{f_{\rm ref}}{100\ MHz}\right\} (12)$$

In which, the f_{ref} represents the frequency of reference clock. Figure 18 compares the measured jitter performance and the power consumption of the proposed ILCM with state-of-the-art low-jitter PLLs. Table 1 summarizes the proposed ILCM performance and shows a performance comparison with the other works. This work achieves -50 dBc reference spur in measurement which can be potentially satisfy some wireless transceivers, such as Bluetooth Low-Energy which requires a spur level lower than -40 dBc above



Fig. 18 State-of-the-art ILCMs.

Table 2Comparison with state-of-the-art works.

Reference	[7]	[10]	ISSCC'14	[34]	This Work	
Anabitaatuma	IntN	IntN	IntN	IntN	IntN	
Arcintecture	ILCM	ILCM	ILCM	ILCM	ILCM	
Technology	65	65	65	65	65	
Euro Denes						
Freq. Kange	0.5-1.6	6.75-8.25	2.4	2.2-2.6	2.57-3.40	
[GHz]						
Multi. Factor	4-30	64	16	3-24	5-260	
[N]	4-50	04	10	5-24	5-200	
Ref. Frequency	40-300	105 100	150	100.800	10.520	
[MHz]		105-129	150	100-800	10-520	
RMS Jitter [fs]	700	184	188	70	78	
@ Ref. [Hz]	@300M	@106.25M	@150M	@800M	@520M	
(Int. Range [Hz])	(10k-40M)	(10k-100M)	(1k-40M)	(10k-40M)	(10k-40M)	
Ref. Spur	-46	40	40	66	-50	
[dBc]		-+0		-00		
Power [mW]	0.97	2.25*	5.2*	0.2	0.21	
Area [mm ²]	0.022	0.25	0.12	0.25	0.28	
FoM _{JP} [dB]	-243	-251	-247	-270	-269	
FoM _{JRP} [dB]	-239	-251	-246	-261	-262	

* Total power of PLL, including the buffer and digital.

3 MHz frequency offset [24]. Compared with [34], this work has a worse reference spur level due to the lack of PLL which helps in injection timing optimization. To improve the reference spur performance, a continuous frequency tracking loop with a gated option can be implemented to optimize the injection timing with PVT variations [10], [35].

4. Conclusion

An ultra-low-power TF-based VCO with flicker noise reduction and good $1/f^2$ phase noise is proposed for IoT application. The transformer-based network provides a large tank impedance with the assistance from the inserted capacitor. Thanks to the high-quality factor with large tank impedance, the proposed VCO achieves -115.3 dBc/Hz phase noise at 1 MHz frequency offset while only consumes 97 µW power, which corresponds to a -194 dBc/Hz FoM. Meanwhile, an 18 kHz flicker noise corner is achieved with small current bias and conduction angle reduction, and $1/f^3$ corner is below 60 kHz over the wide tuning range from 2.57 GHz to 3.40 GHz. The proposed ULP TF-based VCO proves its feasibility in low power consumption applications with a low reference frequency. The total power of ILCM can be reduced to $107 \,\mu\text{W}$, while 960 fs RMS jitter and -254 dB FoM_{JRP} can be achieved with a 2.6 GHz operating frequency using a 40 MHz input reference clock. A 78 fs RMS jitter is also available with a 520 MHz input reference clock. The proposed ILCM demonstrates its applicability in high jitter performance and low-power clock generator applications.

Acknowledgments

This paper is based on results obtained from a project commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

References

- J. Lee and M. Liu, "A 20Gb/s Burst-Mode CDR Circuit Using Injection-Locking Technique," IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.46–586, 2007.
- [2] J. Kim, H. Yoon, Y. Lim, Y. Lee, Y. Cho, T. Seong, and J. Choi, "A 76fs_{rms} Jitter and -40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization," IEEE International Solid- State Circuits Conference - (ISSCC), pp.258–260, 2019.
- [3] S. Choi, S. Yoo, Y. Lee, Y. Jo, J. Lee, Y. Lim, and J. Choi, "An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114," IEEE J. Solid-State Circuits, vol.54, no.4, pp.927–936, April 2019.
- [4] W. Deng, S. Hara, A. Musa, K. Okada, and A. Matsuzawa, "A Compact and Low-Power Fractionally Injection-Locked Quadrature Frequency Synthesizer Using a Self-Synchronized Gating Injection Technique for Software-Defined Radios," IEEE J. Solid-State Circuits, vol.49, no.9, pp.1984–1994, Sept. 2014.
- [5] Y. Hu, T. Siriburanon, and R.B. Staszewski, "A Low-Flicker-Noise 30-GHz Class-F₂₃ Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return Path," IEEE J. Solid-State Circuits, vol.53, no.7, pp.1977–1987, July 2018.
- [6] A. Elkholy, D. Coombs, R.K. Nandwana, A. Elmallah, and P.K. Hanumolu, "A 2.5–5.75-GHz Ring-Based Injection-Locked Clock Multiplier With Background-Calibrated Reference Frequency Doubler," IEEE J. Solid-State Circuits, vol.54, no.7, pp.2049–2058, July 2019.
- [7] A. Musa, W. Deng, T. Siriburanon, M. Miyahara, K. Okada, and A. Matsuzawa, "A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration," IEEE J. Solid-State Circuits, vol.49, no.1, pp.50–60, Jan. 2014.
- [8] S. Choi, S. Yoo, Y. Lim, and J. Choi, "A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector," IEEE J. Solid-State Circuits, vol.51, no.8, pp.1878–1889, Aug. 2016.
- [9] M. Kim, S. Choi, and J. Choi, "A 450-fs Jitter PVT-robust Fractional-resolution Injection-locked Clock Multiplier using a DLL-based Calibrator with Replica-delay-cells," Symposium on VLSI Circuits (VLSI Circuits), pp.C142–C143, 2015.
- [10] A. Elkholy, M. Talegaonkar, T. Anand, and P.K. Hanumolu, "A 6.75to-8.25GHz 2.25 mW 190 fsrms Integrated-jitter PVT-insensitive Injection-locked Clock Multiplier Using All-digital Continuous Frequency-tracking loop in 65nm CMOS," IEEE International Solid-State Circuits Conference (ISSCC), pp.1–3, 2015.
- [11] W. Deng, D. Yang, T. Ueno, T. Siriburanon, S. Kondo, K. Okada, and A. Matsuzawa, "A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique," IEEE J. Solid-State Circuits, vol.50, no.1, pp.68–80, Jan. 2015.
- [12] B. Liu, H.C. Ngo, K. Nakata, W. Deng, Y. Zhang, J. Qiu, T. Yoshioka, J. Emmei, J. Pang, A. Tharayil Narayanan, H. Zhang,

D. Yang, H. Liu, T. Someya, A. Shirane, and K. Okada, "A 0.4ps-Jitter -52-dBc-Spur Synthesizable Injection-Locked PLL With Self-Clocked Nonoverlap Update and Slope-Balanced Subsampling BBPD," IEEE Solid-State Circuits Letters, vol.2, no.1, pp.5–8, Jan. 2019.

- [13] J. Lee and H. Wang, "Study of Subharmonically Injection-Locked PLLs," IEEE J. Solid-State Circuits, vol.44, no.5, pp.1539–1553, May 2009.
- [14] N. Da Dalt, "An Analysis of Phase Noise in Realigned VCOs," IEEE Trans. Circuits and Systems II: Express Briefs, vol.61, no.3, pp.143– 147, March 2014.
- [15] E. Hegazi, H. Sjoland, and A.A. Abidi, "A Filtering Technique to Lower LC Oscillator Phase Noise," IEEE J. Solid-State Circuits, vol.36, no.12, pp.1921–1930, Dec. 2001.
- [16] F. Wang and H. Wang, "A Noise Circulating Oscillator," IEEE J. Solid-State Circuits, vol.54, no.3, pp.696–708, March 2019.
- [17] C. Lim, J. Yin, P. Mak, H. Ramiah, and R.P. Martins, "An Inverseclass-F CMOS VCO with Intrinsic-high-Q 1st- and 2nd-Harmonic Resonances for 1/f²-to-1/f³ Phase-noise Suppression Achieving 196.2 dBc/Hz FOM," IEEE International Solid - State Circuits Conference - (ISSCC), pp.374–376, 2018.
- [18] D. Murphy, H. Darabi, and H. Wu, "Implicit Common-Mode Resonance in LC Oscillators," IEEE J. Solid-State Circuits, vol.52, no.3, pp.812–821, March 2017.
- [19] M. Shahmohammadi, M. Babaie, and R.B. Staszewski, "A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators," IEEE J. Solid-State Circuits, vol.51, no.11, pp.2610– 2624, Nov. 2016.
- [20] J. Du, Y. Hu, T. Siriburanon, and R.B. Staszewski, "A 0.3 V, 35% Tuning-Range, 60 kHz 1/f³-Corner Digitally Controlled Oscillator with Vertically Integrated Switched Capacitor Banks Achieving FoM_T of -199 dB in 28-nm CMOS," IEEE Custom Integrated Circuits Conference (CICC), pp.1–4, 2019.
- [21] H. Liu, D. Tang, Z. Sun, W. Deng, H.C. Ngo, and K. Okada, "A SubmW Fractional-*N* ADPLL With FOM of -246 dB for IoT Applications," IEEE J. Solid-State Circuits, vol.53, no.12, pp.3540–3552, Dec. 2018.
- [22] H. Liu, Z. Sun, H. Huang, W. Deng, T. Siriburanon, J. Pang, Y. Wang, R. Wu, T. Someya, A. Shirane, and K. Okada, "A 265-µW Fractional-N Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS," IEEE J. Solid-State Circuits, pp.1–15, 2019.
- [23] Z. Sun, H. Liu, D. Tang, H. Huang, T. Kaneko, R. Wu, W. Deng, and K. Okada, "A 0.85 mm² BLE Transceiver with Embedded T/R Switch, 2.6 mW Fully-Passive Harmonic Suppressed Transmitter and 2.3 mW Hybrid-Loop Receiver," IEEE European Solid State Circuits Conference (ESSCIRC), pp.310–313, Sept. 2018.
- [24] H. Liu, Z. Sun, D. Tang, H. Huang, T. Kaneko, Z. Chen, W. Deng, R. Wu, and K. Okada, "A DPLL-Centric Bluetooth Low-Energy Transceiver With a 2.3-mW Interference-Tolerant Hybrid-Loop Receiver in 65-nm CMOS," IEEE J. Solid-State Circuits, vol.53, no.12, pp.3672–3687, Dec. 2018.
- [25] F. Kuo, S. Binsfeld Ferreira, H.R. Chen, L. Cho, C. Jou, F. Hsueh, I. Madadi, M. Tohidian, M. Shahmohammadi, M. Babaie, and R.B. Staszewski, "A Bluetooth Low-Energy Transceiver With 3.7-mW All-Digital Transmitter, 2.75-mW High-IF Discrete-Time Receiver, and TX/RX Switchable On-Chip Matching Network," IEEE J. Solid-State Circuits, vol.52, no.4, pp.1144–1162, April 2017.
- [26] Z. Sun, H. Liu, D. Xu, H. Huang, B. Liu, Z. Li, J. Pang, T. Someya, and A. Shirane, "A 78 fs RMS Jitter Injection-Locked Clock Multiplier Using Transformer-Based Ultra-Low-Power VCO," IEEE European Solid State Circuits Conference (ESSCIRC), pp.101–104, 2019.
- [27] G.R. Slemon, "Equivalent Circuits for Transformers and Machines Including Nonlinear Effects," Proc. Inst. Elect. Eng., IV, vol.100, no.5, pp.129–143, Oct. 1953.

- [28] F. de Leon, A. Farazmand, and P. Joseph, "Comparing the T and π Equivalent Circuits for the Calculation of Transformer Inrush Currents," IEEE Trans. Power Delivery, vol.27, no.4, pp.2390–2398, Oct. 2012.
- [29] K. Xu, J. Yin, P. Mak, R.B. Staszewski, and R.P. Martins, "A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA," IEEE J. Solid-State Circuits, vol.55, no.8, pp.2055–2068, Aug. 2020.
- [30] A. Hajimiri and T.H. Lee, "A General Theory of Phase Noise in Electrical Oscillators," IEEE J. Solid-State Circuits, vol.33, no.2, pp.179–194, Feb. 1998.
- [31] E.G. Ioannidis, C.G. Theodorou, T.A. Karatsori, S. Haendler, C.A. Dimitriadis, and G. Ghibaudo, "Drain-Current Flicker Noise Modeling in nMOSFETs From a 14-nm FDSOI Technology," IEEE Trans. Electron Devices, vol.62, no.5, pp.1574–1579, May 2015.
- [32] W. Deng, K. Okada, and A. Matsuzawa, "Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and Enhanced Oscillation Swing," IEEE J. Solid-State Circuits, vol.48, no.2, pp.429–440, Feb. 2013.
- [33] B.M. Helal, Chun-Ming Hsu, K. Johnson, and M.H. Perrott, "A Low Noise Programmable Clock Multiplier based on a Pulse Injection-Locked Oscillator with a Highly-Digital Tuning Loop," IEEE Radio Frequency Integrated Circuits Symposium, pp.423–426, 2008.
- [34] H. Zhang, A.T. Narayanan, H. Herdian, B. Liu, Y. Wang, A. Shirane, and K. Okada, "0.2 mW 70 fsrms-Jitter Injection-Locked PLL Using De-Sensitized SSPD-Based Injecting-Time Self-Alignment Achieving -270 dB FoM and -66 dBc Reference Spur," Symposium on VLSI Circuits, pp.C38–C39, 2019.
- [35] C. Tien and S. Liu, "A PVT-Tolerant Injection-Locked Clock Multiplier With a Frequency Calibrator Using a Delay Time Detector," IEEE Trans. Circuits and Systems II: Express Briefs, vol.66, no.2, pp.177–181, Feb. 2019.



Zheng Sun received the B.S. degree in information engineering from Southeast University, Nanjing, China, in 2014, and the M.S. degree in information, production and systems engineering from Waseda University, Tokyo, Japan, in 2015. He is currently pursuing Ph.D. degree in electrical and electronic engineering with the Tokyo Institute of Technology, Tokyo. He is/was involved in low-power RF, mixed-signal, and digital PLL designs. His current interests include transceivers for Bluetooth low energy,

LC-VCO for Internet of Things applications, and harmonic suppression techniques for the power amplifier.



Hanli Liu received the B.S. degree from the University of Electronic Science and Technology of China, China, in 2013, the M.E. degrees in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2015, and the Ph.D. degree in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2018 with a focus on low-power transceivers for Internet-of-Things and low-power low-jitter frequency synthesizers. Dr. Liu was an intern with the Mixed-Signal IC Group, Toshiba Cooperate

Research and Development Center, Kawasaki, Japan, in 2017, where he was involved in studying digital PLL architectures. His research interests include ultra-low-power wireless transceivers for Bluetooth low-energy applications, low-power low-jitter digital PLLs, and ultra-low-jitter PLLs for 5G cellular. He was with Samsung Semiconductor Inc., San Jose, CA, USA, where he was involved in the high-speed SERDES for 5G and highperformance PLL design. He is now with Broadcom Inc., San Jose, CA, USA, where he is involved in the low-power mixed signal design, such as Digital-PLL and ADC. Dr. Liu was a recipient of the Japanese Government (MEXT) Scholarship, the SSCS Predoctoral Achievement Award for 2017–2018, and the Chinese Government Award for Outstanding Self-financed (non-government sponsored) Students Abroad in 2019. He serves as a reviewer of the IEEE Journal of Solid-State Circuits, IEEE Solid-State Circuit Letter, IEEE Transaction on Circuit and Systems I, and IEEE Transactions on Very Large Scale Integration Systems.



Dingxin Xu received the B.Eng. degree from Southern University of Science and Technology, Shenzhen, China, in 2018, and the M.Eng. degree from Tokyo Institute of Technology, Tokyo, Japan, in 2020, where he is currently pursuing the Ph.D. degree in electronic engineering. His current research interests include mixed-signal circuit and frequency synthesizer design.



Hongye Huang was born in Guilin, China, in 1994. He received the B.Eng. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2016, and the M.Eng. degree from the Tokyo Institute of Technology, Tokyo, Japan, in 2018. He is currently pursuing the Ph.D. degree at Tokyo Institute of Technology. His current research interests include mixed-signal integrated circuits and frequency synthesizers. Mr. Huang is a scholarship recipient of Watanuki International Schol-

arship Foundation in fiscal year 2020.



Bangan Liu received B.Eng degree in 2011 from Northwestern Polytechnical University, Xian, China, M.S. degree in 2014 from University of Science and Technology of China, Hefei, China, and Ph.D. degree in 2019 from Tokyo Institute of Technology, Tokyo, Japan respectively. Dr. Liu was an intern at Apple Japan Design Center, Tokyo, Japan, in 2019, where he was involved in the development of digital mixed-signal design and verification methodology. He is currently with Qualcomm Inc.,

San Diego, CA, USA, where he is involved in the development of high-performance cellular communication systems. His research interests include high-performance frequency synthesizers, fully synthesizable analog/RF circuits, high-performance wireless transceivers, and digitalintensive/digitally-assisted mixed-signal systems.



Zheng Li received the B.E. and M.E. degrees in Microelectronics and Solid Electronics from Xidian University, Xi'an, China, in 2014 and 2017, respectively. He is currently pursuing Ph.D degree in Electrical and Electronic Engineering at Tokyo Institute of Technology, Tokyo, Japan, working on 5G RF frontend and system design. His current research interests include millimeter-wave CMOS wireless transceiver and 5G mobile system.

Jian Pang received the bachelor's and master's degrees from Southeast University, Nanjing, China, in 2012 and 2014, respectively, and the Ph.D. degree from the Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan, in 2019. From 2019 to 2020, he was a Post-Doctoral Researcher with Tokyo Institute of Technology. He is currently a Special Appointed Assistant Professor with Tokyo Institute of Technology, focusing on 5G millimeter-wave systems. His current research

interests include high-data-rate low-cost millimeter-wave transceivers, power-efficient power amplifiers for 5G mobile system, MIMO, and mixedsignal calibration systems. Dr. Pang was a recipient of the IEEE SSCS Student Travel Grant Award in 2016, the IEEE SSCS Predoctoral Achievement Award for 2018–2019, and the Seiichi Tejima Oversea Student Research Award in 2020. He serves as a reviewer for the IEEE JOUR-NAL OF SOLID-STATE CIRCUITS, the IEEE TRANSACTIONS ON MI-CROWAVE THEORY AND TECHNIQUES, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I & II, and the IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS.



Teruki Someya received the B.S., M.S., and Ph.D. degrees in electrical and electronic engineering from the University of Tokyo in 2013, 2015, and 2018, respectively. From 2018 to 2019, he was with Tokyo Institute of Technology as a postdoc researcher in Department of Electrical and Electronic Engineering. He is currently a postdoc researcher in Electronic Instrumentation Lab, TU Delft. His research interests include energy efficient ultra-low power circuits for IoT applications.



Atsushi Shirane received the B.E. degree in electrical and electronic engineering and the M.E. and Ph.D. degrees in electronics and applied physics from the Tokyo Institute of Technology, Tokyo, Japan, in 2010, 2012, and 2015, respectively. From 2015 to 2017, he was with Toshiba Corporation, Kawasaki, Japan, where he developed 802.11ax Wireless LAN RF transceiver. From 2017 to 2018, he was with Nidec corporation, Kawasaki, Japan, where he researched on intelligent motor with wireless

communication. He is currently an Assistant Professor in the Department of Electrical and Electronic Engineering, Tokyo Institute of Technology. His current research interests include RF CMOS transceiver for IoT, 5G, and satellite communication. He is a member of the IEEE Solid-State Circuits Society, and the Institute of Electronics, Information and Communication Engineers (IEICE).



Kenichi Okada received the B.E., M.E. and Ph.D. degrees in Communications and Computer Engineering from Kyoto University, Kyoto, Japan, in 1998, 2000, and 2003, respectively. From 2000 to 2003, he was a Research Fellow of the Japan Society for the Promotion of Science in Kyoto University. From 2003 to 2007, he worked as an Assistant Professor at Precision and Intelligence Laboratory, Tokyo Institute of Technology, Yokohama, Japan. Since 2007, he has been an Associate

Professor at Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan. He has authored or co-authored more than 300 journal and conference papers. His current research interests include millimeter-wave CMOS wireless transceiver, digital PLL, 5G mobile system, and ultra-low-power RF circuits. Dr. Okada is a member of IEEE, the Institute of Electronics, Information and Communication Engineers (IEICE), the Information Processing Society of Japan (IPSJ), and the Japan Society of Applied Physics (JSAP). He received the Ericsson Young Scientist Award in 2004, the A-SSCC Outstanding Design Award in 2006 and 2011, the ASP-DAC Special Feature Award in 2011 and Best Design Award in 2014–2015, JSPS Prize in 2014, Suematsu Yasuharu Award in 2015, and 36 other international and domestic awards. He is/was a member of the technical program committees of ISSCC, VLSI Circuits, and ESSCIRC, and serves as an Associate Editor of IEEE Journal of Solid-State Circuits.