PAPER

# Single-Power-Supply Six-Transistor CMOS SRAM Enabling Low-Voltage Writing, Low-Voltage Reading, and Low Standby Power Consumption

# Tadayoshi ENOMOTO<sup>†a)</sup>, Fellow and Nobuaki KOBAYASHI<sup>††</sup>, Member

SUMMARY We developed a self-controllable voltage level (SVL) circuit and applied this circuit to a single-power-supply, six-transistor complementary metal-oxide-semiconductor static random-access memory (SRAM) to not only improve both write and read performances but also to achieve low standby power and data retention (holding) capability. The SVL circuit comprises only three MOSFETs (i.e., pull-up, pull-down and bypass MOSFETs). The SVL circuit is able to adaptively generate both optimal memory cell voltages and word line voltages depending on which mode of operation (i.e., write, read or hold operation) was used. The write margin  $(V_{WM})$  and read margin  $(V_{RM})$  of the developed (dvlp) SRAM at a supply voltage (V<sub>DD</sub>) of 1 V were 0.470 and 0.1923 V, respectively. These values were 1.309 and 2.093 times  $V_{\rm WM}$  and  $V_{\rm RM}$  of the conventional (conv) SRAM, respectively. At a large threshold voltage (Vt) variability  $(= +6\sigma)$ , the minimum power supply voltage ( $V_{\text{Min}}$ ) for the write operation of the conv SRAM was 0.37 V, whereas it decreased to 0.22 V for the dvlp SRAM. V<sub>Min</sub> for the read operation of the conv SRAM was 1.05 V when the V<sub>t</sub> variability (=  $-6\sigma$ ) was large, but the dvlp SRAM lowered it to 0.41 V. These results show that the SVL circuit expands the operating voltage range for both write and read operations to lower voltages. The dvlp SRAM reduces the standby power consumption  $(P_{ST})$  while retaining data. The measured  $P_{ST}$  of the 2k-bit, 90-nm dvlp SRAM was only 0.957  $\mu$ W at  $V_{\text{DD}} = 1.0 \text{ V}$ , which was 9.46% of  $P_{\text{ST}}$  of the conv SRAM (10.12  $\mu$ W). The Si area overhead of the SVL circuits was only 1.383% of the dvlp SRAM. key words: complementary metal-oxide-semiconductor (CMOS), static random-access memory (SRAM), write margin, read margin, standby power consumption, leakage current, minimum supply voltage, area overhead, self-controllable voltage level circuit, single power source

# 1. Introduction

Decreasing the size of the metal-oxide-semiconductor fieldeffect transistor (MOSFET) not only decreases the threshold voltage ( $V_t$ ) but also increases the standard deviation ( $\sigma$ ) of  $V_t$  [1]. As a result, the write and read margins are reduced, write and read operations fail at low voltages, and leakage currents increase appreciably.

Conventional (conv) six-transistor (6T) static randomaccess memory (SRAM) memory cells offer high areal densities, but as the supply voltage decreases, they are unable to simultaneously achieve large write and read margins. A number of techniques have been proposed to improve the write margin and/or read margin at a low

8501 Japan.

supply voltage [2]–[5], as in the examples of a dual-rail SRAM that generates a lower cell- $V_{DD}$  with a certain voltage offset with respect to the logic- $V_{DD}$  [2], SRAM with an integrated column-based dynamic multi-V scheme [3], 6T SRAM with a level-programmable word line driver [4], and single-power-supply 6T SRAM with read and write cell stabilizing circuits [5].

An eight-transistor (8T) SRAM memory cell, which comprised the original 6T SRAM memory cell and two additional MOSFETs [6]–[9], has alternatively been proposed. Reports of 8T SRAM memory cells included 8T SRAM having a dual-port memory cell with two pairs of parallel pass gates [6], cross-point 8T SRAM with negative bias read/write assist [7], 8T SRAM with a 2T read stack sense amplifier for read only [8], and 8T SRAM with a memory cell adopting sense-amplifier redundancy [9]. However, regardless of which of the above methods is used, the use of an 8T memory cell leads to an area penalty (i.e., a low area density).

To solve the above problems, we developed a new circuit called the self-controllable voltage level (SVL) circuit and implemented it in single-power-supply, 6T, 90-nm, 2-kbit complementary metal-oxide-semiconductor (CMOS) SRAM. The SVL circuit comprises only three MOSFETs, namely pull-up, pull-down, and bypass MOSFETs. The SVL circuit quickly steps down the externally supplied voltage ( $V_{DD}$ ) and supplies this stepped-down voltage to the memory cells during writing and to the word line drivers during reading. The features of the developed (dvlp) SRAM equipped with this SVL circuit are (1) the low-voltage write and read, (2) the large write and read margins, (3) data retention during standby, and (4) low leakage current during standby.

The present study found that the write margin ( $V_{\rm MW}$ ) of the dvlp SRAM at  $V_{\rm DD} = 1.0$  V was 0.470 V, which was 1.309 times  $V_{\rm MW}$  (= 0.359 V) of conv SRAM. The read margin ( $V_{\rm MR}$ ) of the dvlp SRAM at  $V_{\rm DD} = 1.0$  V was 0.1923 V, which was 2.093 times  $V_{\rm MR}$  (= 0.0919 V) of the conv SRAM. The SVL circuit is an effective means of increasing the write and read margins. The minimum power supply voltage ( $V_{\rm MinW}$ ) at which data were written to the conv SRAM was 0.37 V when the threshold voltage ( $V_t$ ) variability was extremely large (= +6 $\sigma$ ). In contrast,  $V_{\rm MinW}$ of the dvlp SRAM (applied with the SVL circuit) decreased to 0.22 V. For very large  $V_t$  variability (= -6 $\sigma$ ), the min-

Manuscript received October 19, 2022.

Manuscript revised January 10, 2023.

Manuscript publicized March 16, 2023.

<sup>&</sup>lt;sup>†</sup>The author is with Chuo University, Tokyo, 112–8551 Japan. <sup>††</sup>The author is with Nihon University, Funabashi-shi, 274–

a) E-mail: tenmt89@gmail.com

DOI: 10.1587/transele.2022ECP5053

ENOMOTO and KOBAYASHI: SINGLE-POWER-SUPPLY 6T CMOS SRAM ENABLING LOW-VOLTAGE WRITING AND READING, AND LOW STANDBY POWER 467



Fig. 1 Developed single-power-supply, six-transistor, 2k-bit SRAM with the built-in self-controllable voltage level (SVL) circuits.

imum supply voltage ( $V_{\text{MinR}}$ ) at which data were read was 1.05 V for conv SRAM and 0.41 V for dvlp SRAM. The dvlp SRAM reduced the standby power consumption ( $P_{\text{ST}}$ ) while retaining data.  $P_{\text{ST}}$  of the dvlp SRAM measured at  $V_{\text{DD}} = 1.0$  V was only 0.957  $\mu$ W, which is 9.46% of  $P_{\text{ST}}$  of the conv SRAM (10.12  $\mu$ W). The area overhead of the SVL circuit was 1.383% relative to the dvlp SRAM area. These results demonstrate that the SVL circuit improves margins ( $V_{\text{MW}}$  and  $V_{\text{MR}}$ ), lowers minimum power supply voltages ( $V_{\text{MinW}}$  and  $V_{\text{MinR}}$ ), and reduces  $P_{\text{ST}}$ .

In the following, we describe the structure and operation of the dvlp SRAM with SVL circuits applied (Sect. 2) and the write, read, and standby mode characteristics of conv and dvlp SRAMs (Sects. 3, 4, and 5).

# 2. SRAM Structure and Operation

# 2.1 Structure of the Developed SRAM

Figure 1 shows the circuit configuration of the dvlp singlepower-supply 6T, 2k-bit CMOS SRAM. This SRAM includes a memory cell array (8 bits  $\times$  4 words  $\times$  64 words), self-controllable voltage level (SVL) circuits for the memory cell array (M-SVLs), an SVL circuit for word line drivers (W-SVL), an SVL circuit controller (SVL-C), and



**Fig. 2** Prototype chip fabricated through 90-nm CMOS processing. (a) A  $2.5 \times 2.5$ -mm<sup>2</sup> chip with the developed SRAM and conventional SRAM. (b) Layout of the developed SRAM incorporating the SVL circuits.



Fig. 3 Memory cell and word line driver of the conventional SRAM.

peripheral circuits. There are eight M-SVLs in total, one for each 256-bit (8 bits  $\times$  4 words  $\times$  8 words) memory cell array, which supply power ( $V_M$ ) to the memory cell array. One W-SVL is included to supply power ( $V_W$ ) to the word line drivers.

Figure 2 (a) shows a  $2.5 \times 2.5$ -mm<sup>2</sup> prototype chip made using 90-nm CMOS technology. It includes the dvlp SRAM and a conv SRAM (without M-SVLs, the W-SVL and the SVL-C). Figure 2 (b) presents the layout of the dvlp SRAM. The silicon areas of the conv SRAM and dvlp SRAM are 65,365 and 66,269  $\mu$ m<sup>2</sup>, respectively. The area overhead of the M-SVLs, W-SVL, and SVL-C is 1.383% relative to the dvlp SRAM area.

2.2 Circuit Diagram

# A Conventional SRAM

Figure 3 shows the memory cell and word line driver in the conv SRAM. The memory cell comprises inverter 0 (INV0), inverter 1 (INV1), and two path gates (G0 and G1). U0 and U1 are pMOSFETs, whereas D0, D1, G0, and G1 are nMOSFETs. PS1 and PS2 are the power terminals for the word line driver and memory cell, respectively.

## B Developed SRAM

Figure 4 shows the memory cell, word line driver, M-SVL, W-SVL, and SVL-C of the dvlp SRAM. The memory cell structure of the dvlp SRAM is the same as that of the conv



Fig. 4 Memory cell, word line driver, M-SVL, W-SVL, and SVL-C in the developed SRAM.

SRAM. PS3 is the power terminal for the dvlp SRAM.

M-SVL comprises a pull-up pMOSFET (pSm) that boosts the memory cell supply voltage ( $V_{\rm M}$ ) of the dvlp SRAM, a pull-down nMOSFET (nSm) that steps down  $V_{\rm M}$ , and a bypass pMOSFET (pSmd) that discharges Cm. Cm is the stray capacitance of 256 memory cells seen from M-SVL (point M).

W-SVL comprises a pull-up pMOSFET (pSw) that boosts the word line driver supply voltage ( $V_W$ ) of the dvlp SRAM, a pull-down nMOSFET (nSw) that steps down  $V_W$ , and a bypass nMOSFET (nSwd) that discharges Cw. Cw is the stray capacitance of eight-word line drivers seen from





**Fig. 5** Three operating modes (write, read, and hold modes) of the developed SRAM and the voltages generated by the M-SVL and W-SVL.

W-SVL (point W).

SVL-C is an on-chip circuit that comprises a small number of logic gates and generates three control signals and two discharge pulses from two input signals and a clock pulse ( $\varphi_i$ ). Inputs are the hold control signal (*H*) and read/write control signal (*RW*). Outputs are the control signal (*Cm*) and discharge pulse (*pDm*) for M-SVL and the control signal (*nCw*, *pCw*) and discharge pulse (*nDw*) for W-SVL. SVL-C inputs, SVL-C outputs,  $V_M$  and  $V_W$  are shown in Figs. 5 and 6 in the next section.



**Fig.6** Voltage waveforms at each node of the developed SRAM. (a) Clock pulse  $(\varphi_i)$ . (b) pSmd control pulse (pDm). (c) Voltage supply to memory cells  $(V_M)$ . (d) nSwd control pulse (nDw). (e) Voltage supply to the word line driver  $(V_W)$ . (f) Word line voltage  $(V_{Wrd})$ .

**Table 1**Voltage  $(V_M)$  supplied to the memory cell by M-SVL, controlsignal 0/1 state (Cm,pDm), and MOSFET on/off state (pSm, nSm, pSmd)

| Mode  | $V_{\mathrm{M}}$            | Cm | pSm | nSm | pDm | pSmd |
|-------|-----------------------------|----|-----|-----|-----|------|
| Write | $V_{\rm DD}$ - $v_{\rm nm}$ | 1  | off | on  | 0   | on   |
| Read  | $V_{\rm DD}$                | 0  | on  | off | 1   | off  |
| Hold  | $V_{\rm DD}$ - $v_{\rm nm}$ | 1  | off | on  | 0   | on   |

2.3 Operating Modes of the Developed SRAM and Voltage Generated by the SVL Circuit

The dvlp SRAM has three modes of operation, namely write, read, and hold (standby) modes. Figure 5 (a) and (b) shows the operating modes of M-SVL and W-SVL, respectively. Also shown are the M-SVL and W-SVL output voltages ( $V_{\rm M}$  and  $V_{\rm W}$ ) and the 0/1 states of the input and output signals of SVL-C. Tables 1 and 2 summarize  $V_{\rm M}$  and  $V_{\rm W}$  for the three SRAM operating modes. These tables contain 0/1 states of control signals and on/off states of MOSFET. Figure 6 shows the voltage waveforms of the dvlp SRAM at various nodes. Figure 6 (a), (b), (c), (d), (e), and (f) respectively presents the clock pulse ( $\varphi_i$ ), pSmd control pulse (nDw), word line driver supply voltage ( $V_{\rm W}$ ), and word line voltage ( $V_{\rm Wrd}$ ).

**Table 2**Voltage  $(V_W)$  supplied by W-SVL to the word line driver, control signal 0/1 state (pCw, nCw, nDw) and MOSFET on/off state (pSw, nSw, nSwd)

| Mode  | $V_{ m W}$                  | pCw | pSw | nCw | nSw | nDw | nSwd |
|-------|-----------------------------|-----|-----|-----|-----|-----|------|
| Write | $V_{\rm DD}$                | 0   | on  | 0   | off | 0   | off  |
| Read  | $V_{\rm DD}$ - $v_{\rm nw}$ | 1   | off | 1   | on  | 1   | on   |
| Hold  | 0                           | 1   | off | 0   | off | 1   | on   |

# A Write Mode

With the control signal (*Cm*) set to 1, pSm turns off and nSm operates (Table 1). The voltage ( $V_{\rm M}$ ) generated by M-SVL is set to ( $V_{\rm DD} - v_{\rm nm}$ ), when the write mode begins {Fig. 5 (a), Fig. 6 (c)}. Here, ( $V_{\rm DD} - v_{\rm nm}$ ) is the voltage drop of 256 memory cells seen from point M,  $V_{\rm DD}$  is the supply voltage to M-SVL (terminal PS3), and  $v_{\rm nm}$  is the voltage drop of nSm.

When the write mode starts, the voltage  $(V_W)$  generated by W-SVL is set to  $V_{DD}$  by turning pSw on and nSw off with the control signals (*pCw* and *nCw*) set to 0 {Table 2, Fig. 5 (b), Fig. 6 (e)}. Thus, the word line voltage ( $V_{Wrd}$ ) for the selected word line is set to  $V_{DD}$  {Fig. 6 (f)}.

## B Read Mode

With Cm set to 0, pSm turns on and nSm turns off.  $V_{\rm M}$  is

set to  $V_{DD}$  when the read mode starts {Table 1, Fig. 5 (a), Fig. 6 (c)}. Meanwhile,  $V_W$  is set to  $(V_{DD} - v_{nw})$  by turning pSw off and turning nSw on, when the read mode starts {Table 2, Figs. 5 (b) and 6 (e)}. Here,  $(V_{DD} - v_{nw})$  is the voltage drop of eight clock drivers seen from point W and  $v_{nw}$  is the voltage drop of nSw.

# C Hold Mode

As well as the write mode with *Cm* set to 1, pSm turns off and nSm operates {Table 1, Fig. 5 (a)}.  $V_{\rm M}$  is set to  $(V_{\rm DD} - v_{\rm nm})$  when the hold mode begins {Fig. 6 (c)}. Meanwhile,  $V_{\rm W}$  is set to 0 V by turning off pSw and nSw when the hold mode starts {Table 2, Fig. 5 (b), Fig. 6 (e), Fig. 6 (f)}. This not only results in data being held (stored) but also reduces leakage current (i.e., reduces standby power consumption).

# 2.4 Effects of Bypass Switches in SVL Circuits

#### A M-SVL Operation

When changing from the read mode to the write or hold mode, the voltage supplied to the memory cell ( $V_{\rm M}$ ) must be quickly stepped down from  $V_{\rm DD}$  to ( $V_{\rm DD} - v_{\rm nm}$ ). However, SRAM with an M-SVL, in which the bypass switch to discharge Cm was not installed [10], [11], took a long time to step down  $V_{\rm M}$ . The reason for this is that stored charge in the large Cm had to be discharged through a large equivalent resistance (Rm). Here, Rm is the equivalent resistance of the memory cell viewed from point M.

To solve the above problem, a bypass switch (pSmd) for the quick discharge of Cm was installed in parallel with Cm (Fig. 4). First, we set the control signal (*Cm*) to 1 to turn on nSm. Next, when the control signal (*pDm*) is set to 0 for a short time {Table 1, Fig. 6 (b)}, pSmd is temporarily turned on, and the charge in Cm is rapidly discharged {Fig. 6 (c)}. Finally,  $V_{\rm M}$  converges quickly to the voltage ( $V_{\rm DD} - v_{\rm nm}$ ) determined by the resistor values of nSm and Rm.

#### B W-SVL Operation

In the transition from the write mode to the read mode, the voltage supplied to the word line driver  $(V_W)$  is stepped down from  $V_{DD}$  to  $(V_{DD} - v_{nw})$ . As with the setting of  $V_M$  described above, because the charge in the large Cw must be discharged through the large equivalent resistance (Rw) seen from point W, it takes a long time to step down  $V_W$ .

To step down  $V_W$  rapidly, a bypass switch (nSwd) with the same function as pSmd in the M-SVL circuit is installed in parallel with Cw (Fig. 4). First, we set the control signals (*nCw* and *pCw*) to 1 to turn on nSw and turn off pSw. Next, when the control signal (*nDw*) is set to 1 for a short time {Table 2, Fig. 6 (d)}, nSwd is briefly turned on, and the charge accumulated in Cw is quickly discharged {Fig. 6 (e)}. Finally,  $V_W$  rapidly converges to the voltage ( $V_{DD} - v_{nw}$ ) determined by the resistance values of nSw and Rw.

Similarly, when changing from the read mode to hold



**Fig.7** Write margin ( $V_{WM}$ ) versus supply voltages ( $V_{DM}$ ,  $V_{DW}$ , and  $V_{DD}$ ) (obtained in SPICE analysis with  $T = 25^{\circ}$ C and zero  $V_t$  variability).

**Table 3**MOSFET threshold voltage  $(V_t)$  and  $V_t$  variability

| $V_{\rm t}$ variability     | +6σ     | 0       | -6σ     |
|-----------------------------|---------|---------|---------|
| nMOSFET V <sub>tn</sub> (V) | 0.275   | 0.222   | 0.142   |
| pMOSFET $V_{tp}(V)$         | - 0.139 | - 0.241 | - 0.300 |

mode,  $V_W$  is stepped down from  $(V_{DD} - v_{nw})$  to 0 V.  $V_W$  is also stepped down from  $V_{DD}$  to 0 V when changing from the write mode to hold mode. We first set nCw to 0 and pCw to 1 to turn off nSw and pSw. We next set nDw momentarily to 1 {Table 2, Fig. 6 (d)} and turn on nSwd briefly to quickly discharge the charge stored in Cw. Finally,  $V_W$  becomes 0 V {Fig. 6 (e)}.

#### 3. Characteristics of the Write Mode

# 3.1 Write Margin

Figure 7 shows the relationship between the static write margin ( $V_{WM}$ ) and the supply voltages ( $V_{DW}$ ,  $V_{DM}$ , and  $V_{DD}$ ) applied to the power supply terminals (PS1, PS2, and PS3) ( $T = 25^{\circ}$ C, zero  $V_t$  variability).

The write margin ( $V_{WM}$ ) was obtained via the following procedure using SPICE. First,  $V_{DW}$ ,  $V_{DM}$ ,  $V_{DD}$ , and  $V_{DLb}$ were set to given values ( $V_D$ ) and  $V_{DL}$  was fixed to 0 V, and the transfer characteristics ( $V_{N0} vs V_{N1}$ ) of INV0 and INV1 were obtained. The transfer characteristics were then superimposed to create a butterfly curve. Finally,  $V_{WM}$  was defined as the length of the square that touches the eye of the butterfly curve.

The solid line, dashed line, and dash-dotted line in Fig. 7 show the write margin of the dvlp SRAM ( $V_{WMD}$ ), the write margin of the conv SRAM ( $V_{WMC}$ ), and the write margin ratio ( $V_{WMD}/V_{WMC}$ ), respectively. The nMOS-FET threshold voltage ( $V_{tn}$ ) and pMOSFET threshold voltage ( $V_{tp}$ ) respectively have mean values of 0.222 V and – 0.241 V. The threshold voltage ( $V_t$ ) variability in this case is defined as zero (Table 3).

 $V_{\rm WMD}$  is always greater (better) than  $V_{\rm WMC}$  when  $V_{\rm DD}$ 



**Fig. 8** Write access time ( $t_W$ ) versus supply voltages ( $V_{DM}$ ,  $V_{DW}$ , and  $V_{DD}$ ) (obtained in SPICE analysis with  $T = 25^{\circ}$ C and zero  $V_t$  variability).

is 0.01 V or higher. For example, when  $V_{DD}$  is 1 V,  $V_{WMD}$  and  $V_{WMC}$  are respectively 0.470 and 0.359 V; i.e.,  $V_{WMD}$  is 1.309 times larger (better) than  $V_{WMC}$  [12], [13]. This is explained by the M-SVL stepping down the memory cell supply voltage  $V_{\rm M}$  to  $(V_{\rm DD} - v_{\rm nm})$ . Similarly, even with large  $V_{\rm t}$  variability (= +6 $\sigma$  and -6 $\sigma$ ),  $V_{\rm WMD}$  is higher than  $V_{\rm WMC}$ .

# 3.2 Write Access Time

Figure 8 shows the relationship between the write access time ( $t_W$ ) and power supply voltages ( $V_{DW}$ ,  $V_{DM}$ , and  $V_{DD}$ ) obtained in SPICE analysis ( $T = 25^{\circ}$ C, zero  $V_t$  variability). Note that  $t_W$  is defined as the time from when the address is latched to when the N0 node potential ( $V_{N0}$ ) and N1 node potential ( $V_{N1}$ ) change by 50%. The solid line and dashed line show  $t_W$  of the dvlp SRAM ( $t_{WD}$ ) and  $t_W$  of the conv SRAM ( $t_{WC}$ ), respectively. The minimum writable supply voltage ( $V_{MinW}$ ) is 0.11 V for the conv SRAM and 0.10 V for the dvlp SRAM. When  $V_{DD}$  is 0.11 V or higher,  $t_{WD}$  is approximately 10% shorter (faster) than  $t_{WC}$ . This is explained in that  $V_M$  is stepped down to ( $V_{DD}-v_{nm}$ ) by M-SVL, similar to the reason why  $V_{WMD}$  is always higher than  $V_{WMC}$ . For example, at  $V_{DD} = 1$  V,  $t_{WD}$  (= 280 psec) is 25 psec shorter (8.2% faster) than  $t_{WC}$  (= 305 psec).

When the  $V_t$  variability is  $-6\sigma$  (where  $\sigma$  is the standard deviation) (Table 3), the write access time characteristics ( $t_{WD}$ ,  $t_{WC}$ ) are almost the same as the characteristics when the  $V_t$  variability is zero (Fig. 8).  $V_{MinW}$  is 0.27 V for both the conv SRAM and dvlp SRAM.

Figure 9 shows the relationships between  $t_W$  and  $V_{DW}$ ,  $V_{DM}$ , and  $V_{DD}$  when the  $V_t$  variability is +6 $\sigma$  (Table 3). In this case,  $V_{MinW}$  of the conv SRAM is 0.37 V, and writing is not possible below 0.36 V. Meanwhile, the dvlp SRAM has  $V_{MinW}$  of 0.22 V, which means that the dvlp SRAM has a wider (improved) writable voltage range than the conv SRAM. That is to say, the SVL circuit is extremely effective in extending  $V_{MinW}$  even when the  $V_t$  variability (= +6 $\sigma$ ) is large. This is explained in that  $V_M$  is stepped down to  $(V_{DD} - v_{nm})$  by M-SVL, and it is seen that M-SVL is extremely effective in extending  $V_{MinW}$ .



**Fig.9** Write access time ( $t_W$ ) versus supply voltages ( $V_{DM}$ ,  $V_{DW}$ , and  $V_{DD}$ ) (obtained in SPICE analysis with  $T = 25^{\circ}$ C and  $V_t$  variability of +6 $\sigma$ ).



**Fig. 10** Potential waveforms at each memory cell node in write mode (SPICE analysis at  $T = 25^{\circ}$ C,  $f_c = 1$  MHz, and  $V_t$  variability of  $+6 \sigma$ ). (a) Rewrite failure case for conv SRAM at  $V_{DW} = V_{DM} = 0.36$  V. (b) Rewrite success case for conv SRAM at  $V_{DW} = 0.36$  V and  $V_{DM} = 0.24$  V. (c) Rewrite success case for dvlp SRAM at  $V_{DD} = 0.36$  V.

## 3.3 Data Rewriting Operation

#### A Rewriting Failure Case for Conv SRAM

As mentioned above, conv SRAM fails to write (rewrite) data when  $V_{\text{DD}}$  is less than 0.36 V and  $V_t$  variability is as large as +6 $\sigma$ . Figure 10 (a) shows the potential waveform of each node of the conv SRAM when  $V_{\text{DW}}$  and  $V_{\text{DM}}$  supplied to PS1 and PS2 are 0.36 V at  $T = 25^{\circ}$ C and  $V_t$  variability of +6 $\sigma$ . This is an example of rewriting the stored datum 0 ( $V_{\text{N0}} = 0$ ,  $V_{\text{N1}} = V_{\text{DM}} = 0.36$  V) to a new datum 1 ( $V_{\text{N0}} = V_{\text{DM}}$ ,  $V_{\text{N1}} = 0$ ). If the rewrite operation is performed correctly,  $V_{\text{N0}}$  and  $V_{\text{N1}}$  should be inverted. However, here,

0.30

0.24

0.18

0.12

0.06

A

0

2.093

0.2

 $r_{\rm RMD} = 0.1923$ 

0.4

Read Margin (V<sub>RMD</sub>, V<sub>RMC</sub>) (V)

**Fig. 11** Read margin ( $V_{\text{RM}}$ ) versus supply voltages ( $V_{\text{DM}}$ ,  $V_{\text{DW}}$ , and  $V_{\text{DD}}$ ) (obtained in SPICE analysis at  $T = 25^{\circ}$ C and zero  $V_{\text{t}}$  variability).

0.6

Supply Voltage  $(V_{DM}, V_{DW}, V_{DD})$  (V)

3.0

1.8

1.2

0.6

1.2

RMD (Dvlp)

RMC (CONV

 $V_{\rm RMD} = 0.0919$  N

0.8

1.0

ero V<sub>t</sub> variability

Read Margin Ratio ( $V_{
m RMD}/V_{
m RMC}$ )

the original stored datum is retained as it is, and  $V_{N0}$  and  $V_{N1}$  are not inverted. That is to say, data rewriting has failed.

## B Rewriting Success Case for Conv SRAM

Figure 10 (b) shows the potential waveform of each node of the conv SRAM, when  $V_{DW}$  is kept at 0.36 V and only  $V_{DM}$ is stepped down, from 0.36 to 0.24 V ( $T = 25^{\circ}$ C and  $V_t$ variability of +6 $\sigma$ ).  $V_{N0}$  and  $V_{N1}$  are inverted, the original stored datum 0 ( $V_{N0} = 0$ ,  $V_{N1} = V_{DM} = 0.24$  V) is rewritten to the new datum 1 ( $V_{N0} = V_{DM} = 0.24$  V,  $V_{N1} = 0$ ), and the data rewriting is successful. However, this approach requires two separate power supplies, one for the memory cells and one for the word line drivers.

## C Rewriting Success Case for Dvlp SRAM

Figure 10 (c) shows the potential waveform of each node of the dvlp SRAM, where  $V_{DD}$  supplied to PS3 is 0.36 V, *T* is 25°C and  $V_t$  variability is +6 $\sigma$ . Figure 10 (c) shows that the datum has been successfully rewritten. Furthermore, the shape of the potential waveform at each node in Fig. 10 (c) is exactly the same as that of the conv SRAM {Fig. 10 (b)}. This also indicates that the datum has been successfully rewritten. This is because the SVL circuits automatically set the word line driver supply voltage ( $V_W$ ) and memory cell supply voltage ( $V_M$ ) to 0.36 and 0.24 V (=  $V_{DD} - v_{nm}$ ), respectively. As mentioned above, the conv SRAM requires two separate power supplies. In contrast, the dvlp SRAM has the advantage of requiring only one power supply.

#### 4. Characteristics of the Read Mode

#### 4.1 Read Margin

Figure 11 shows the relationship between the static read margin ( $V_{\text{RM}}$ ) and the supply voltages ( $V_{\text{DW}}$ ,  $V_{\text{DM}}$ , and  $V_{\text{DD}}$ ) applied to the power supply terminals (PS1, PS2, and PS3) ( $T = 25^{\circ}$ C, zero  $V_{\text{t}}$  variability).



**Fig. 12** Read access times ( $t_R$ ) versus supply voltages ( $V_{DM}$ ,  $V_{DW}$ , and  $V_{DD}$ ) (obtained in SPICE analysis at  $T = 25^{\circ}$ C and zero  $V_t$  variability).

The read margin ( $V_{\text{RM}}$ ) was also obtained by the following procedure using SPICE. We fix  $V_{\text{DW}}$ ,  $V_{\text{DM}}$ ,  $V_{\text{DD}}$ ,  $V_{\text{DL}}$ , and  $V_{\text{DLb}}$  to a given value ( $V_{\text{D}}$ ) and obtain the transfer characteristics ( $V_{\text{N0}}$  vs  $V_{\text{N1}}$ ) of INV0 and INV1 (see Figs. 3 and 4). Next, we superimpose the transfer characteristics to obtain the butterfly curve.  $V_{\text{RM}}$  is defined as the length of a square that touches the eye of the butterfly curve.

The solid line, dashed line, and dash-dotted line in Fig. 11 are respectively the developed (dvlp) SRAM read margin ( $V_{\text{RMD}}$ ), conventional (conv) SRAM read margin ( $V_{\text{RMC}}$ ), the read margin ratio ( $V_{\text{RMD}}/V_{\text{RMC}}$ ).

 $V_{\rm RMD}$  is much greater (better) than  $V_{\rm RMC}$  when  $V_{\rm DD}$ is greater than 0.08 V. For example, when  $V_{\rm DD}$  is 1 V,  $V_{\rm RMD}$  and  $V_{\rm RMC}$  are respectively 0.1923 and 0.0919 V; i.e.,  $V_{\rm RMD}/V_{\rm RMC}$  is 2.093 [12], [13]. In other words,  $V_{\rm RMD}$  is 2.093 times larger (better) than  $V_{\rm RMC}$ . This improvement is achieved as a result of W-SVL stepping down the word line driver supply voltage  $V_{\rm W}$  to ( $V_{\rm DD} - v_{\rm nw}$ ). Similarly, even with large  $V_{\rm t}$  variability (= +6  $\sigma$  or -6  $\sigma$ ) (Table 3),  $V_{\rm RMD}$ is higher than  $V_{\rm RMC}$ .

# 4.2 Read Access Time

Figure 12 shows the read access time ( $t_R$ ) versus supply voltages ( $V_{DW}$ ,  $V_{DM}$  and  $V_{DD}$ ) obtained from SPICE analysis ( $T = 25^{\circ}$ C, zero  $V_t$  variability). Note that  $t_R$  is defined as the time from when the address is latched until the datum is output to the readout circuit. The solid line and dashed line show  $t_R$  for dvlp SRAM ( $t_{RD}$ ) and  $t_R$  for conv SRAM ( $t_{RC}$ ), respectively. The minimum readable supply voltage ( $V_{MinR}$ ) is 0.14 and 0.17 V for dvlp SRAM and conv SRAM, respectively.

For supply voltages above 0.2 V,  $t_{RD}$  is longer than  $t_{RC}$ . For example, with  $V_{DD} = 1$  V,  $t_{RD}$  is 675 psec, which is longer than  $t_{RC}$  (= 470 psec). This is because the word line voltage ( $V_{Wrd}$ ) has been stepped down. Meanwhile,  $V_{MinR}$ of dvlp SRAM is 0.14 V, lower than that (= 0.17 V) of conv SRAM. In other words, the readable operating range is extended. This is because  $V_{Wrd}$  is stepped down. Note that



**Fig. 13** Read access times ( $t_R$ ) versus supply voltages ( $V_{DM}$ ,  $V_{DW}$ , and  $V_{DD}$ ) (obtained in SPICE analysis at  $T = 25^{\circ}$ C and  $V_t$  variability of  $-6 \sigma$ ).

 $t_{\rm RD}$  can be sped up by increasing the drive capability of the readout circuit.

For  $V_t$  variability of +6 $\sigma$ , the read access time characteristics ( $t_{RD}$  and  $t_{RC}$ ) are similar to those shown in Fig. 12 for zero  $V_t$  variability.  $V_{MinR}$  is 0.20 V for both the conv SRAM and dvlp SRAM.

The simulated  $t_{\rm RD}$  (solid lines) and  $t_{\rm RC}$  (dotted lines) are plotted as functions of  $V_{\rm DD}$ ,  $V_{\rm DM}$ , and  $V_{\rm DW}$  in Fig. 13 (at  $V_{\rm t}$  variability of  $-6\sigma$  and  $T = 25^{\circ}$ C).  $V_{\rm MinR}$  is 0.41 V, which is much lower (i.e., much better) than  $V_{\rm MinR}$  (= 1.05 V) of the conv SRAM. This means that the dvlp SRAM has a much wider readable voltage range than the conv SRAM. It is clear that a great improvement in the read characteristics of this dvlp SRAM is achieved by lowering the word line voltage ( $V_{\rm Wrd}$ ).

# 4.3 Data Reading Operation

#### A Read Failure Case for Conv SRAM

As mentioned earlier, conv SRAM has  $V_{\text{MinR}}$  of 1.05 V. Therefore, data cannot be read out when  $V_{\text{DD}}$  is below 1.04 V. Figure 14 (a) shows the simulated voltage levels at various nodes of the conv SRAM when  $V_{\text{DW}}$  and  $V_{\text{DM}}$  supplied to PS1 and PS2 are 1.04 V (at  $T = 25^{\circ}$ C and  $V_t$  variability of +6 $\sigma$ ). This is an example of reading the stored datum 0 ( $V_{\text{N0}} = 0$  V,  $V_{\text{N1}} = 1.04$  V). However, when the word line ( $V_{\text{Wrd}}$ ) is activated,  $V_{\text{N0}}$  and  $V_{\text{N1}}$  are inverted. This means that the wrong datum 1 ( $V_{\text{N0}} = 1.04$  V,  $V_{\text{N1}} = 0$  V) is read out and the read operation fails.

#### B Read Success Case for Conv SRAM

Figure 14 (b) illustrates the simulated voltage levels at various nodes of the conv SRAM, where  $V_{DW}$  applied to PS1 is reduced from 1.04 to 0.70 V whereas  $V_{DM}$  applied to PS2 is set at 1.04 V ( $T = 25^{\circ}$ C,  $V_t$  variability of  $+6\sigma$ ). Here, the stored datum is 0 ( $V_{N0} = 0$ ,  $V_{N1} = 1.04$  V). When the word line ( $V_{Wrd}$ ) is activated,  $V_{N0}$  and  $V_{N1}$  are maintained at



**Fig. 14** Potential waveforms at each memory cell node in read mode (SPICE analysis at  $T = 25^{\circ}$ C,  $f_c = 1$  MHz, and  $V_t$  variability of  $-6 \sigma$ ). (a) Read failure case for conv SRAM at  $V_{DW} = V_{DM} = 1.04$  V. (b) Read success case for conv SRAM at  $V_{DW} = 0.70$  V and  $V_{DM} = 1.04$  V. (c) Read success case for dvlp SRAM at  $V_{DD} = 1.04$  V.

their original low level (0 V) and high level (1.04 V). Therefore, lowering  $V_{Wrd}$  makes the conv SRAM successful in the read operation. However, this technique requires two power supplies, namely  $V_{DM}$  for the memory cells and  $V_{DW}$  for the word line drivers.

#### C Read Success Case for Dvlp SRAM

The dvlp SRAM successfully reads the stored data when the voltage ( $V_{DD}$ ) applied to the terminal (PS3) is 1.04 V ( $T = 25^{\circ}$ C,  $V_t$  variability of +6 $\sigma$ ) {Fig. 14 (c)}. The shape of the potential waveform of each node in Fig. 14 (c) is exactly the same as that for the conv SRAM {Fig. 14 (b)}. The conv SRAM requires two power supplies to set the word line voltage ( $V_{DW}$ ) and memory cell voltage ( $V_{DM}$ ) to 0.7 and 1.04 V, respectively. In contrast, the dvlp SRAM requires only one power supply ( $V_{DD} = 1.04$  V). This is because the SVL circuit automatically sets the word line driver supply voltage ( $V_W$ ) and memory cell supply voltage ( $V_M$ ) to 0.7 V ( $= V_{DD} - v_{nw}$ ) and 1.04 V, respectively. It is seen that the SVL circuit is effective in extending the minimum read operation voltage of the single-power-supply SRAM even with large  $V_t$  variability (= +6 $\sigma$ ).

#### 5. Power Consumption and Operation Speed

As MOSFETs become smaller, the leakage current  $(I_L)$ and standby power consumption  $(P_{ST})$  increase. Figure 15 shows the measured  $P_{ST}$  of developed (dvlp) SRAM as a function of the supply voltage  $(V_{DD})$  at  $T = 25^{\circ}$ C. This  $P_{ST}$  includes  $P_{ST}$  for peripherals that are stopped by clock gating in the SRAM standby period. The range of values obtained for five chips is indicated by error bars. The



**Fig.15** Measured standby power ( $P_{ST}$ ) versus supply voltages ( $V_{DM}$ ,  $V_{DW}$ , and  $V_{DD}$ ) at  $T = 25^{\circ}$ C.

**Table 4** Characteristics of conv SRAM and dvlp SRAM at  $T = 25^{\circ}$ C

|  |     | Conv   | Dvlp   | Dvlp<br>/Conv |  |
|--|-----|--------|--------|---------------|--|
| Write margin $V_{WM}$ (V)                                | *   | 0.359  | 0.470  | 1.309         |  |
| Minimum writable voltage $V_{MinW}$ (V)                  | *   | 0.11   | 0.10   |               |  |
| Minimum writable<br>voltage <i>V</i> <sub>MinW</sub> (V) | **  | 0.37   | 0.22   |               |  |
| Read margin $V_{\rm RM}$ (V)                             | *   | 0.0919 | 0.1923 | 2.093         |  |
| Minimum readable voltage $V_{MinR}$ (V)                  | *   | 0.17   | 0.14   |               |  |
| Minimum readable voltage $V_{MinR}$ (V)                  | *** | 1.05   | 0.41   |               |  |
| Standby power $P_{ST}$ ( $\mu W$ )                       |     | 10.12  | 0.957  | 0.0946        |  |
| Max. fc (MHz)  | *   | 834    | 826    | 0.9904        |  |
| Active power $P_{AT}$ (mW)<br>at $f_c = 800$ MHz         | *   | 2.038  | 1.944  | 0.9540        |  |
| Silicon area (µm <sup>2</sup> )                          |     | 65,365 | 66,269 | 1.01383       |  |
| *zero V variability **V variability of +6a               |     |        |        |               |  |

zero V<sub>t</sub> variability, \*\*V<sub>t</sub> variability of +6σ, \*\*\*V<sub>t</sub> variability of -6σ

dashed, solid, and dotted/dashed lines show the average  $P_{\text{ST}}$  of conv SRAM ( $P_{\text{STC}}$ ) for the five chips, the average  $P_{\text{ST}}$  of dvlp SRAM ( $P_{\text{STD}}$ ) for the five chips, and the power ratio (average- $P_{\text{STD}}$ /average- $P_{\text{STC}}$ ), respectively.

The average value of  $P_{\text{STC}}$  at  $V_{\text{DD}} = 1$  V is  $10.12 \,\mu$ W, which is comparable to the simulated  $P_{\text{STC}}$  ( $10.28 \,\mu$ W). Additionally, the average  $P_{\text{STD}}$  is  $0.957 \,\mu$ W, which is likewise equivalent to  $P_{\text{STD}}$  ( $0.984 \,\mu$ W at zero  $V_t$  variability) obtained in SPICE analysis. The average- $P_{\text{STD}}$ /average- $P_{\text{STC}}$  ratio is approximately 10% over any voltage band and is 9.46% at  $V_{\text{DD}} = 1 \text{ V}$  [13]. This shows that the M-SVL and W-SVL circuits are extremely effective in reducing  $I_{\text{L}}$  and thus decreasing  $P_{\text{ST}}$ . This is explained in that the M-SVL steps down the memory cell supply voltage  $V_{\text{M}}$  to ( $V_{\text{DD}} - v_{\text{nm}}$ ) and the W-SVL steps down the word line driver supply voltage  $V_{\text{W}}$  to 0 V.

At a clock frequency  $f_c = 800 \text{ MHz}$  and zero  $V_t$  variability, the operating power consumption ( $P_{AT}$ ) for the dvlp

SRAM is 1.944 mW, which is 95.4% of that for the conv SRAM (2.038 mW) [13]. Additionally, the maximum operating  $f_c$  (Max.  $f_c$ ) of dvlp SRAM is 826 MHz, which is 99.04% of that of conv SRAM (834 MHz) [13]. It is thus concluded that the SVL circuit does not affect  $P_{AT}$  or the speed performance.

Table 4 summarizes the dvlp SRAM and conv SRAM characteristics.

# 6. Conclusion

We developed a single-power-supply, 90-nm, 6T, 2-kbit CMOS SRAM equipped with a newly proposed selfcontrollable voltage level (SVL) circuit comprising only three MOSFETs. The newly developed (dvlp) SRAM (1) provides larger write and read margins, (2) writes and reads data at low voltages, (3) retains data during standby, and (4) reduces standby power consumption.

The write margin ( $V_{WM}$ ) and read margin ( $V_{RM}$ ) of the dvlp SRAM at a supply voltage ( $V_{DD}$ ) of 1 V are 0.470 V and 0.1923 V, respectively. These values are 1.309 and 2.093 times  $V_{WM}$  and  $V_{RM}$  of the conv SRAM, respectively.

We showed that the minimum writable supply voltage  $(V_{\text{MinW}})$  for conv SRAM is 0.37 V when the threshold voltage  $(V_t)$  variability (= +6 $\sigma$ ) is large. Meanwhile,  $V_{\text{MinW}}$  of the dvlp SRAM drops (improves) appreciably to 0.22 V. The minimum readable supply voltage  $(V_{\text{MinR}})$  for conv SRAM is 1.05 V when the  $V_t$  variability (= -6 $\sigma$ ) is large. In contrast,  $V_{\text{MinR}}$  of the dvlp SRAM decreases to 0.41 V. These results demonstrate that the SVL circuit is useful not only for expanding write and read margins but also for further lowering  $V_{\text{MinW}}$  and  $V_{\text{MinR}}$ .

The dvlp SRAM significantly reduces the standby power consumption ( $P_{ST}$ ) without losing data.  $P_{ST}$  of the dvlp SRAM measured at  $V_{DD} = 1$  V is only 0.957  $\mu$ W, which is 9.46% of  $P_{ST}$  of the conv SRAM (10.12  $\mu$ W). We thus find that the SVL circuit not only retains data but also appreciably reduces standby power consumption due to leakage current during standby. Furthermore, the area overhead of the SVL circuit is only 1.383% relative to the total area of the dvlp 2-kbit SRAM.

#### References

- M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers, "Matching properties of MOS transistors," IEEE Jour. Solid-State Circuits, vol.24, no.5, pp.1433–1439, Oct. 1989.
- [2] Y.H. Chen, W.M. Chan, S.Y. Chou, H.J. Liao, H.Y. Pan, J.J. Wu, C.H. Lee, S.M. Yang, Y.C. Liu, and H. Yamauchi, "A 0.6V 45nm adaptive dual-rail SRAM complier circuit design for lower V<sub>DD</sub>-min VLSIs," Symp. VLSI Circuits, pp.210–211, June 2008.
- [3] K. Zhang, U. Bhattacharya, C. Zhanping, F. Hamzaoglu, D. Murray, N. Vallepalli, Y. Wang, B. Zheng, and M. Bohr, "A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply," IEEE J. Solid-State Circuits, vol.41, no.1, pp.146–151, Jan. 2006.
- [4] O. Hirabayashi, A. Kawasumi, A. Suzuki, Y. Takeyama, K. Kushida, T. Sasaki, A. Katayama, G. Fukano, Y. Fujimura, T. Nakazato, Y. Shizuki, N. Kushiyama, and T. Yabe, "A process-variation-tolerant

dual-power-supply SRAM with  $0.179\mu$ m<sup>2</sup> cell in 40nm CMOS using level-programmable wordline driver," Digest of Technical Papers, International Solid-State Circuits Conference, pp.458–459, Feb. 2009.

- [5] S. Ohbayashi, M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Imaoka, Y. Oda, T. Yoshihara, M. Igarashi, M. Takeuchi, H. Kawashima, Y. Yamaguchi, K. Tsukamoto, M. Inuishi, H. Makino, K. Ishibashi, and H. Shinohara, "A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability with Read and Write Operation Stabilizing Circuits," IEEE J. Solid-State Circuits, vol.42, no.4, pp.820–829, April 2007.
- [6] K. Nii, Y. Masuda, M. Yabuuchi, Y. Tsukamoto, S. Ohbayashi, S. Imaoka, M. Igarashi, K. Tomita, N. Tsuboi, H. Makino, K. Ishibashi, and H. Shinohara, "A 65 nm Ultra-High-Density Dual-Port SRAM with 0.71um/sup ~/8T-Cell for SoC," Symp. VLSI Circuits, pp.130–131, 2006.
- [7] M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Ohbayashi, Y. Nakase, and H. Shinohara, "A 45 nm 0.6 V cross-point 8T SRAM with negative biased read/write assist," Proc. IEEE Symp. VLSI Circuits, pp.158– 159, 2009.
- [8] L. Chang, R.K. Montoye, Y. Nakamura, K.A. Batson, R.J. Eickemeyer, R.H. Dennard, W. Haensch, and D. Jamsek, "An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches," IEEE J. Solid-State Circuits, vol.43, no.4, pp.956–963, April 2008.
- [9] N. Verma and A.P. Chandrakasan, "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy," ISSCC Dig. Tech. Papers, pp.328–329, Feb. 2008.
- [10] T. Enomoto, Y. Oka, H. Shikano, and T. Harada, "A Self-controllable Voltage Level (SVL) Circuit for Low Power, High Speed CMOS Circuits," Proc. 2002 IEEE European Solid-State Circuits Conference (ESSCIRC'2002), C21.05, pp.411–414, Firenze, Italy, Sept. 2002.
- [11] T. Enomoto, Y. Oka, and H. Shikano, "A Self-Controllable Voltage Level (SVL) circuit and its low-power, high-Speed CMOS circuit applications," IEEE Jour. Solid-Stage Circuits, vol.38, no.5, pp.1220–1226, July 2003.
- [12] N. Kobayashi, R. Ito, and T. Enomoto, "A High Stability, Low Supply Voltage and Low Standby Power Six-transistor CMOS SRAM," Proc. 2015 IEEE Asia and South Pacific Design Automation Conference (ASP-DAC'2015), Design Contest, 1S-5, pp.10–11, Makuhari, Japan, Jan. 2015.
- [13] N. Kobayashi and T. Enomoto, "Development of a High Stability, Low Standby Power Six-transistor CMOS SRAM Employing a Single Power Supply," Proc. 2019 IEEE Asia and South Pacific Design Automation Conference (ASP-DAC'2019), Design Contest, 1A-8, pp.15–16 Tokyo, Japan, Jan. 2019.



**Tadayoshi Enomoto** received a B.E. degree in Electrical Engineering from Nihon University, Tokyo, Japan, in 1968, and M.S. and Ph.D. degrees in Electrical Engineering from Ohio State University, Columbus, Ohio, in 1972 and 1975, respectively. In 1968, he joined Nippon Electric Co. Ltd. (NEC), where he worked on the design of telephone exchanges. He received a four-year Ohio State University (OSU) fellowship in 1970 and was a fellowship student at the OSU Graduate School from 1970 to 1975. He

was also a research associate, studying the mechanisms of photoconduction and luminescence in compound semiconductors, at OSU from 1972 to 1975. In 1975, he returned to NEC and joined NEC Central Research Laboratories. From 1975 to 1982, he was involved in the development of analog MOS LSIs (e.g., CCD filters, switched capacitor filters, adaptive equalizers, analog circuit scaling rules, and manufacturing processes). From 1982 to 1986, he worked on a monolithic stacked IC using SOIs, participating in the Japanese national program for three-dimensional ICs. From 1982 to 1992, he worked on CMOS and Bi-CMOS digital LSIs, including the world's first video signal processor (1987), dictionary search processors using CAMs (1990), and the world's first vector processor for supercomputers (1991). From 1986 through 1992, he directed NEC System ULSI Research Laboratories in researching digital LSIs (e.g., microprocessors, video signal processors, and vector processors), memories (DRAMs, SRAMs and CAMs), and analog LSIs (A-to-D converters). From 1992 to 2014, he was a full professor at Chuo University, Tokyo, Japan and from 1998 to 2012, he was also an adjunct professor at Nihon University, Tokyo, Japan. He developed many motion-picture encoding algorithms for super-high-definition TVs, a parallel block-level pipeline architecture for high-speed video signal processors, multimedia processors implementing the dynamic voltage and frequency scaling (DVFS) technique, and lowleakage-current and large-read/write-margin CMOS SRAMs. Since 2014, he has been a professor emeritus at Chuo University. His current research interests include the development of microprocessors and memories for the next generation of mobile communication systems, low-power and highperformance technologies of future LSIs essential for digital video communication and online equipment, and high-speed video coding algorithms for future smart phones and ultra-high-definition TVs. Dr. Enomoto has authored three books, co-authored four books and two handbooks, published 120 reviewed technical papers, and approximately 300 oral presentation papers and holds 50 patents in Japan and abroad. He has received awards including the 1992 Best Paper Award of the IEEE Journal of Solid-state Circuits, the Outstanding Achievement Communication Engineers (IEICE) of Japan (1995), the Best Poster Award of the Eighth System LSI Workshop of the IEICE (2004), the IEEE ASP-DAC Design Contest Special Feature Award (2006), the TELECOM System Technology Award of the Telecommunications Advancement Foundation (2006), a Four-year Ohio State University Fellowship (1970-1974), three NEC R&D Awards (1982, 1985 and 1988), and six Chuo University Prominent Research Awards (1994, 1997, 1999, 2002, 2005, and 2007). Dr. Enomoto is presently an IEEE Life Fellow, an IEICE Life Fellow and an adviser of the IEICE Technical Group of Integrated Circuits and Devices (ICD). He was the chairman of the IEICE Technical Group of ICD (1993-1995), the chairman of the IEICE Technical Group of Electron Devices (1995-1997), and a member of the IEICE Electronics Research Group Steering Committee (1993-1997). He was an associate editor (1991-1995), an advisory member (1993-1997), and a special issue guest editor (1993, 1995, 1996 and 2009) of IEICE Transactions of Electronics. He was an associate editor of the IEEE Transactions on VLSI Systems (1997-1999) and an associate editor of the IEEE Journal of Solid-State Circuits (2000-2003). He was also a member of the committee nominating candidates for the Japan Prize (2007-2016) and an expert commissioner of the Supreme Court of Japan (2008-2012).

**Nobuaki Kobayashi** received B.E, M.Sc., and Ph.D. degrees in Information Engineering from Chuo University, Tokyo, Japan, in 2004, 2006, and 2011, respectively. From 2006 to 2014 he was an assistant at the Department of Information and System Engineering, Chuo University, Tokyo, Japan, from 2014 to 2016 he was a specially appointed associate professor at Nagaoka University of Technology, Niigata, Japan, and from 2016 to 2019 he was a full-time lecturer at the Department of Precision Machin-

ery Engineering, Nihon University, Chiba, Japan. Since 2019 he has been an associate professor at Nihon University, Chiba, Japan. His current research interests include the development of motion-picture encoding algorithms, low-power and high-speed CMOS LSI technologies, video encoder architectures, CMOS processors and memories for future LSIs, and braincomputer interfaces. He has published 33 reviewed technical papers and 60 oral presentation papers. He received the 2006 IEEE ASP-DAC Design Contest Special Feature Award. He is a member of the IEEE, the Institute of Electronics, Information, and Communication Engineers (IEICE) of Japan and the IEICE Technical Group of Silicon Materials and Device (SDM). He was a member of the IEICE Technical Group of SDM (2018-2021), an assistant secretary of the IEICE Technical Group of SDM (2018-2020) and a secretary of SDM (2018-2020). He was also an editorial secretary of special issue of the IEICE Transactions of Electronics (2017, 2019 and 2021) and a member of the IEICE System LSI Workshop.