## **FOREWORD**

## **Special Section on Low-Power and High-Speed Chips**

Low-power, high-speed chips (COOL Chips) encompass a broad range of architectures, applications, methodologies, and usage models and are essential fundamental techniques to realize Green Transformation (GreenX). These technologies are present in AI, IoT, multimedia, digital consumer electronics, mobile, graphics, encryption, robotics, automotive, networking, medical, healthcare, and biometrics. They are based on novel architectures and schemes for single/multi/many-cores, NoC, embedded systems, reconfigurable computing, grid, ubiquitous, dependable computing, GALS, and 3D integration. COOL software, which includes parallel schedulers, embedded real-time operating systems, binary translations and compiler issues, and low-power application techniques, is also emerging.

These technologies all aim to reduce power consumption and enhance chip performance. Regardless of their goals, all of industry has been challenged with developing optimal solutions—both hardware and software—for power optimization according to the required performance. In general, to migrate decades' worth of legacy approaches to low-power technology, researchers approach these optimal solutions from the perspective of starting from scratch.

With this in mind, we have been organizing annual COOL Chips conferences since 1998. We celebrated COOL Chips 25 in April 2022. COOL Chips, a sister conference to HOT CHIPS, focuses on all aspects of cool technologies. Approximately 150 individuals attend the conference each year. In addition to regular paper presentations, the conference includes keynotes and invited talks, special topic presentations, posters, and panel discussions. To attract submissions from engineers and researchers in the industry and academia, the program committee bases acceptance on a 3-page extended abstract and a 6-page paper. The conference proceedings include the final presentation slides with the abstract or the paper. Program committee members reviewed each of the 18 submissions for COOL Chips 25 and selected the 12 bests based on technical merit and innovation.

It is our great honor to announce the publication of this special section on Low-Power and High-Speed Chips. The section is devoted to a variety of techniques for COOL Chips. It contains three papers and one brief paper, among four submissions, which cover the performance and power evaluation of the Fugaku system, data transfer optimization for parallel video encoding architecture, a low-latency 8K-video-transmission system, and logic design for hashing to the elliptic curve and pairing.

On behalf of the editorial committee, we would like to express our sincere appreciation to all the authors for their contributions and to all the reviewers for their critical reviewing papers. Lastly, We would like to thank the editorial committee for their work on this special section, especially, secretaries: Prof. Sakamoto and Prof. Kobayashi.

Special Section Editorial Committee Members Secretary:

Ryuichi Sakamoto (Tokyo Inst. of Tech.) and Ryohei Kobayashi (Univ. of Tsukuba) Guest Associate Editors:

Megumi Ito (IBM), Sugako Otani (Renesas), Yuetsu Kodama (Riken), Yukinori Sato (Toyohashi Univ. of Tech.), Yuichiro Shibata (Nagasaki Univ.), Kotaro Shimamura (Hitachi), Jubee Tada (Yamagata Univ.), Hiroyuki Takizawa (Tohoku Univ.), Akihiro Hayashi (Georgia Tech.), Masanori Muroyama (Tohoku Inst. of Tech), Hafizur Rahman (King Faisal University)

Ryusuke Egawa (Tokyo Denki University) and Yasutaka Wada (Meisei University), Guest Editors-in-Chief

**Ryusuke Egawa** (*Member*) is a professor of Tokyo Denki University, Tokyo, Japan. Before joining Tokyo Denki University in 2020, he was an associate professor and an assistant professor at Tohoku University, Sendai, Japan. He received his Ph.D. degree in Information science from Tohoku University in 2004. He has been a program committee co-chair of the IEEE COOL Chips conference series since 2022 and editor of IEICE Transactions on Electronics since 2020. His research interests include computer architecture and high-performance computing. He is a member of IEEE CS, IEICE, and IPSJ.



**Yasutaka Wada** (*Member*) is a professor of the Department of Information Science at Meisei University, Tokyo, Japan. Before joining Meisei University in 2015, he was an assistant professor at Waseda University, Tokyo, Japan, an assistant professor at the University of Electro-Communications, Tokyo, Japan, a junior researcher at Waseda University, and a research associate at Waseda University. He was also an associate professor at Egypt-Japan University of Science and Technology (E-JUST), Alexandria, Egypt from 2010 to 2012. He received his Ph.D. degree in computer science and engineering from Waseda University in 2009. He has served as a program committee co-chair of the IEEE COOL Chips conference series since 2022. His research interests include parallel processing and applications, green computing, heterogeneous computing, automatic parallelizing compilers, and multi/many-core processor architecture. His research and development activities cover various systems, from embedded systems to high-performance computing environments, to realize high-performance,



energy-efficient, and easy-to-use computer systems. He is a member of ACM, IEEE Computer Society, IEICE, and IPSJ.