

IEICE **TRANSACTIONS**

on Electronics

DOI:10.1587/transele.2023CTP0004

Publicized:2024/04/09

**This advance publication article will be replaced by
the finalized version after proofreading.**

A PUBLICATION OF THE ELECTRONICS SOCIETY



The Institute of Electronics, Information and Communication Engineers

Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3chome, Minato-ku, TOKYO, 105-0011 JAPAN

PAPER

Programmable Differential Bandgap Reference Circuit for Ultra-Low-Power CMOS LSIs

Yoshinori ITOTAGAWA^{†a)}, Koma ATSUMI[†], Hikaru SEBE[†], *Nonmembers*, Daisuke KANEMOTO[†],
and Tetsuya HIROSE^{†b)}, *Members*

SUMMARY This paper describes a programmable differential bandgap reference (PD-BGR) for ultra-low-power IoT (Internet-of-Things) edge node devices. The PD-BGR consists of a current generator (CG) and differential voltage generator (DVG). The CG is based on a bandgap reference (BGR) and generates an operating current and a voltage, while the DVG generates another voltage from the current. A differential voltage reference can be obtained by taking the voltage difference from the voltages. The PD-BGR can produce a programmable differential output voltage by changing the multipliers of MOSFETs in a differential pair and resistance with digital codes. Simulation results showed that the proposed PD-BGR can generate 25- to 200-mV reference voltages with a 25-mV step within a $\pm 0.7\%$ temperature inaccuracy in a temperature range from -20 to 100°C . A Monte Carlo simulation showed that the coefficient of the variation in the reference was within 1.1%. Measurement results demonstrated that our prototype chips can generate stable programmable differential output voltages, almost the same results as those of the simulation. The average power consumption was only 88.4 nW, with a voltage error of $-4/+3$ mV with 5 samples.

key words: *Internet-of-Things (IoT), Bandgap voltage reference, Programmable reference, Differential voltage reference,*

1. Introduction

Ultra-low-power analog, digital, and mixed-signal CMOS LSIs are strongly required to realize next-generation IoT (Internet-of-Things) edge node devices [1]–[6]. They will have the power to change the world we live in. Voltage references (VRs) are one of basic and important circuit building blocks for processing analog signal information and converting physical information into digital form. They are used in various circuits, such as analog-to-digital Converters (ADCs), digital-to-analog Converters (DACs), power management circuits (PMCs), low-dropout linear regulators (LDOs), and versatile sensor interface circuits. Therefore, we must develop ultra-low power and high precision VRs for such IoT edge node devices.

Various VRs capable of operating with nano-watt (nW) power, or less, have been investigated [7]–[13]. The reference voltages of these VRs are based on the bandgap voltage of silicon (V_{BGR}) [7], [8], threshold voltage (V_{TH}) of a MOSFET [9], [10], and threshold voltage difference (ΔV_{TH}) [11]–[14]. However, almost all of them are realized in a single-ended configuration, so differential or programmable VRs

have not been adequately considered. A differential and programmable VR could be useful and advantageous, especially when it must directly interface itself with other differential circuit blocks [15]–[22]. This would lead to a superior noise-immunity and high process-stability for the overall system. In addition, such VRs can be utilized for generating functional and intelligent temperature sensor current [23]–[25]. In the studies, two reference voltages that have a constant voltage difference are required to generate a sensor signal. However, these voltages are supplied from an off-chip voltage source. Thus, an on-chip differential VR is required. Some programmable differential VRs have been reported [19], [20]. However, the generated output voltages are higher than 1 V and power consumption is in the order of several tens of microwatts. Thus, they have difficulties in low-voltage and low-power operation.

In light of this background, we present a low-voltage programmable differential bandgap reference (PD-BGR) with nano-watt (nW) power consumption. The PD-BGR consists of a current generator (CG) and differential voltage generator (DVG) [29]. The CG is based on the bandgap reference (BGR) [7] and generates a reference current and a voltage, and the DVG generates another voltage from the current. A differential voltage reference V_{REFD} can be obtained by taking the voltage difference from these two voltages. Our proposed circuit can also produce a programmable differential voltage V_{REFD} by changing the multipliers of MOSFETs in a differential pair and resistance with digital codes. The proposed PD-BGR can generate 25- to 200-mV programmable differential output voltages with a 25-mV step. In contrast to our previous work [29], here, we describe circuit operation in more detail and conduct chip measurements fabricated with a $0.18\text{-}\mu\text{m}$ standard CMOS process technology.

This paper is organized as follows, Sect. 2 presents the proposed PD-BGR, Sect. 3 shows the results of simulations and measurements, and Sect. 4 concludes the paper.

2. Programmable Differential Bandgap Reference

2.1 Characteristics of Subthreshold MOSFET and Bipolar Transistor

Before explaining our proposed PD-BGR architecture and its operation principle, we first briefly summarize the characteristics of the subthreshold current I_{D} of a MOSFET and

[†]The author is with the Division of Electrical, Electronic and Infocommunications Engineering, Graduate School of Engineering, Osaka University, 2-1, Yamada-oka, Suita, Osaka, 565-0871, Japan.

a) E-mail: y.itotagawa@ssc.eei.eng.osaka-u.ac.jp

b) E-mail: hirose@eei.eng.osaka-u.ac.jp




Fig. 1 Block diagram of our proposed differential bandgap reference (©2023 IEEE [29]).

base-emitter voltage V_{BE} of a bipolar transistor as follows.

The subthreshold current I_D when the drain-source voltage V_{DS} exceeds 0.1 V is expressed as

$$I_D = K I_0 \exp\left(\frac{V_{GS} - V_{TH}}{\eta V_T}\right), \quad (1)$$

where K is the transistor aspect ratio, $I_0 = \mu C_{OX} V_T^2 (\eta - 1)$ is a process-dependent parameter, μ is the carrier mobility, C_{OX} is the gate-oxide capacitance, V_T is the thermal voltage ($V_T = k_B T / q$), η is the subthreshold swing parameter, k_B is the Boltzmann constant, T is the absolute temperature, q is the elementary charge, V_{GS} is the gate-source voltage, and V_{TH} is the transistor threshold voltage [26].

Regarding the bipolar transistor, in standard CMOS technology, the transistor generates a V_{BE} when it accepts a bias current I_B . The V_{BE} is expressed as

$$V_{BE} = V_T \ln\left(\frac{I_S + I_B}{I_S}\right) \approx V_T \ln\left(\frac{I_B}{I_S}\right), \quad (2)$$

where I_S is the saturation current of a bipolar transistor [26]. For the first order approximation, V_{BE} decreases linearly with the temperature when we use a small temperature dependent bias current I_{BIAS} . Thus, Eq. 2 can be simplified as

$$V_{BE} = V_{BGR} - \gamma T, \quad (3)$$

where V_{BGR} is the bandgap voltage of silicon (i.e., ~ 1.2 V) and γ is the temperature coefficient of V_{BE} . In actual design, there will be higher order nonlinearities in the V_{BE} , but we consider the nonlinearities to be small compared with the first order temperature characteristics.

2.2 Architecture and Operation Principle

Figure 1 shows a block diagram of our proposed PD-BGR consisting of a current generator (CG) and differential voltage generator (DVG). The CG generates a reference current I_{REF} and voltage V_{OUT1} . The DVG accepts the I_{REF} and V_{OUT1} , and generates V_{OUT2} . A differential voltage reference V_{REFD} can be obtained by taking the voltage difference between V_{OUT1} and V_{OUT2} , or




Fig. 2 Schematic of our proposed PD-BGR (©2023 IEEE [29]).

$$V_{REFD} = V_{OUT2} - V_{OUT1}. \quad (4)$$

Figure 2 shows a schematic of our proposed PD-BGR. To achieve low-power and robust operation, a bandgap reference circuit proposed by *Banba et al.* is used as the CG [7] (start-up circuit is not shown). The area ratio of bipolar transistors Q_1 and Q_2 and resistors R_1 , R_{1A} , and R_{1B} are set to 1 : M and $R_1 = R_{1A} + R_{1B}$, respectively, as shown in Figure 2. The current I_{REF} flowing in the CG and the output voltage V_{OUT1} are given by

$$I_{REF} = \frac{V_{BE1}}{R_1} + \frac{V_{BE1} - V_{BE2}}{R_2}, \quad (5)$$

$$V_{OUT1} = \frac{R_{1B}}{R_{1A} + R_{1B}} V_{BE1}. \quad (6)$$

By substituting Eqs. 2 and 3 into Eq. 5, I_{REF} is expressed as

$$I_{REF} = \frac{V_{BGR}}{R_1} - \frac{\gamma T}{R_1} + \frac{V_T \ln(M)}{R_2}. \quad (7)$$

As shown in Eq. 7, the temperature dependence of I_{REF} can be made small because those of the second and third terms are negative and positive, respectively [7].

The DVG accepts the I_{REF} and V_{OUT1} as shown on the right in Figure 2. The DVG consists of a differential pair circuit M_1 – M_2 , nMOS current mirror circuit, and resistor R_3 . The multipliers of transistors M_1 and M_2 are set to K_1 and K_2 , respectively. The current gain of the nMOS current mirror is set to 1 : 1, and thus, currents flowing in transistors M_1 and M_2 become $I_{REF}/2$. Under this condition, the differential output voltage V_{REFD} can be expressed as

$$\begin{aligned} V_{REFD} &= V_{OUT2} - V_{OUT1} \\ &= V_{GS1} - V_{GS2} + R_3 \frac{I_{REF}}{2}, \end{aligned} \quad (8)$$

where V_{GS1} and V_{GS2} are the gate-source voltages of M_1 and M_2 , respectively. With Eqs. 1 and 7, the V_{REFD} can be rewritten as

$$V_{REFD} = V_{TH1} + \eta V_T \ln\left(\frac{I_{REF}/2}{K_1 I_0}\right) - V_{TH2} - \eta V_T \ln\left(\frac{I_{REF}/2}{K_2 I_0}\right)$$




Fig. 3 Schematic of programmable DVG: (a) programmable DVG core, (b) M_1 (l -bit), (c) M_2 (m -bit), and (d) R_3 (n -bit) (©2023 IEEE [29]).

$$\begin{aligned}
 & + \frac{R_3}{2} \left(\frac{V_{\text{BGR}}}{R_1} - \frac{\gamma T}{R_1} + \frac{V_T \ln(M)}{R_2} \right) \\
 & = \frac{R_3}{2R_1} V_{\text{BGR}} + \Delta V_{\text{TH}} - \frac{\gamma R_3}{2R_1} T \\
 & + \left\{ \eta \ln \left(\frac{K_2}{K_1} \right) + \frac{R_3}{2R_2} \ln(M) \right\} \frac{k_B}{q} T, \quad (9)
 \end{aligned}$$

where ΔV_{TH} is the threshold voltage difference between M_1 and M_2 in the differential pair and can be ignored when we use large-size MOSFETs and careful design techniques such as a common centroid layout [27]. Thus, Eq. 9 can be simplified to

$$\begin{aligned}
 V_{\text{REFD}} & = \frac{R_3}{2R_1} V_{\text{BGR}} - \frac{\gamma R_3}{2R_1} T \\
 & + \left\{ \eta \ln \left(\frac{K_2}{K_1} \right) + \frac{R_3}{2R_2} \ln(M) \right\} \frac{k_B}{q} T. \quad (10)
 \end{aligned}$$

From Eq. 10, a zero temperature coefficient of V_{REFD} can be obtained by designing the aspect ratios and resistors, or

$$\begin{aligned}
 \frac{dV_{\text{REFD}}}{dT} & = -\frac{\gamma R_3}{2R_1} + \left\{ \eta \ln \left(\frac{K_2}{K_1} \right) + \frac{R_3}{2R_2} \ln(M) \right\} \frac{k_B}{q} \\
 & = 0. \quad (11)
 \end{aligned}$$

Therefore, with the condition where Eq. 11 is satisfied, we obtain temperature compensated V_{REFD} as

$$V_{\text{REFD}} = \frac{R_3}{2R_1} V_{\text{BGR}}. \quad (12)$$

2.3 Programmable DVG

As shown in Eqs. 11 and 12, we can obtain programmable V_{REFD} by changing the ratio of R_1 and R_3 with a combination of R_2 , R_3 , K_1 , K_2 , and M . In this work, we design the reference current I_{REF} to be constant (i.e., R_1 , R_2 , and M

Table 1 Design parameters for PD-BGR.

V_{REFD} (mV)	K_1	K_2	R_3 (M Ω)
25	64	78	2.3
50	32	45	4.8
75	64	102	7.3
100	32	59	9.7
125	32	69	12.3
150	64	150	14.9
175	32	89	17.3
200	32	102	19.8

are set constant) and then control V_{REFD} by changing K_1 , K_2 , and R_3 in the DVG.

Figure 3(a) shows a schematic of a programmable DVG core circuit. The multipliers of M_1 and M_2 and the resistance of R_3 are controlled by digital control signals of $s_1[l-1:0]$, $s_2[m-1:0]$, and $s_3[n-1:0]$. Figures 3(b), 3(c), and 3(d) are detailed schematics of M_1 , M_2 , and R_3 . For M_1 and M_2 , the same size transistors are connected or disconnected in parallel using switches and l - and m -bit control signals. With that, we can change the multipliers of M_1 and M_2 . For R_3 , R_3 is divided into n -th segment resistors, and the appropriate resistance is chosen using switches and n -bit control signals.

3. Results

3.1 Simulation results

The performance of the proposed PD-BGR was evaluated by SPICE with a set of 0.18- μm standard CMOS process parameters. In this work, the resistors R_1 , R_2 , R_{1A} , R_{1B} , and M were set to 59.6, 7.05, 32.8, 26.8 M Ω , and 8, respectively. The number of digital control bits was set to $l = 2$, $m = 8$, and $n = 8$. Table 1 lists the design parameters K_1 , K_2 , and R_3 for the PD-BGR, where K_1 and K_2 are the multipliers of




Fig. 4 Simulated V_{OUT1} and V_{OUT2} when V_{REFD} was set to 100 mV (©2023 IEEE [29]).




Fig. 5 Simulated programmable V_{REFD} . V_{REFD} was set to 25 – 200 mV with 25-mV step (©2023 IEEE [29]).

M_1 and M_2 .

Figure 4 shows the simulated V_{OUT1} and V_{OUT2} as a function of temperature in the range of -20 to 100°C , when V_{REFD} was set to 100 mV. The voltages decreased as the temperature increased. However, the $V_{REFD} = V_{OUT2} - V_{OUT1}$ was kept almost constant at 100 mV.

Figure 5 shows the simulated V_{REFD} s in the same temperature range. The V_{REFD} s were set to from 25 to 200 mV with a 25-mV step. Almost constant V_{REFD} s were obtained. Figure 6 shows the temperature inaccuracy, derived from Figure 5. Our PD-BGR achieved high accuracy, within a $\pm 0.7\%$ inaccuracy.

We also performed a Monte Carlo simulation assuming die-to-die (D2D) global variations and within-die (WID) random mismatch variations in all MOSFETs and resistors [27], [28]. The results for 1,000 runs, when the V_{REFD} was set to 100 mV, are depicted in Figure 7. The average value μ and standard deviation σ of V_{REFD} , in the temperature range from -20 to 100°C were 100 and 0.87 mV, respectively. The coefficient of variation ($CV = \sigma/\mu$) was 0.87%. Table 2 summarizes the characteristics of the simulated temperature coefficient (TC) and Monte Carlo simulation results of our proposed PD-BGR. In the simulation, we confirmed a highly stable PD-BGR, thanks to the reference circuit based on the bandgap voltage reference.




Fig. 6 Temperature inaccuracy of V_{REFD} (©2023 IEEE [29]).




Fig. 7 Distribution of V_{REFD} when V_{REFD} was set to 100 mV, as obtained from Monte Carlo simulation of 1,000 runs (©2023 IEEE [29]).

Table 2 Simulated TC and Monte Carlo simulation results.

V_{REFD} (mV)	TC (ppm/ $^\circ\text{C}$)	μ (mV)	σ (mV)	$\sigma/\mu(\%)$
25	100	25.0	0.29	1.10
50	28.1	50.0	0.44	0.88
75	11.9	75.0	0.63	0.83
100	15.8	100	0.87	0.87
125	24.4	125	1.06	0.85
150	44.0	150	1.28	0.86
175	35.6	175	1.48	0.85
200	40.5	200	1.75	0.88

We consider the stability of the PD-BGR. As shown in Eq. 11, the variation of the TC will mainly come from the second term, or the characteristics of the DVG, because the first and third terms are basically stable and determined by the BGR-based CG. To investigate the effect of the process variation on the TC, we performed the Monte Carlo simulation again. Figure 8 shows the simulated average TC with different sizes of unit transistor in the DVG. We set the channel width (W) (μm) and length (L) (μm) of the unit transistor of M_1 and M_2 as $W/L = 1/1, 3/3, \text{ and } 5/5$, respectively. The simulated average TC decreased as the unit transistor size increased. The TC can be made small, $15.8\text{ppm}/^\circ\text{C}$, when we used the unit transistor size of $W/L = 5/5$.




Fig. 8 Simulated average TC with different sizes of unit transistor.




Fig. 9 Chip micrograph.




Fig. 10 Measured V_{OUT1} and V_{OUT2} when V_{REFD} was set to 100 mV.

3.2 Measurement results

The proposed PD-BGR was fabricated with a set of 0.18- μm CMOS process technology. Figure 9 shows the chip micrograph. The total area of our proposed PD-BGR including the digital backend is 0.438 mm².

Figure 10 shows the measured V_{OUT1} and V_{OUT2} in the temperature range of -20 to 100°C , when the V_{REFD} was set to 100 mV. We also plotted the simulation results with gray color. The measured output voltages were almost the same as the simulation results, even though the errors from the simulation results increased as the temperature increased. However, the $V_{REFD} = V_{OUT2} - V_{OUT1}$ was kept almost con-




Fig. 11 Measured programmable V_{REFD} as a function of temperature. V_{REFD} was set to 25 – 200 mV with 25-mV step.




Fig. 12 Measured V_{REFD} inaccuracy as a function of temperature when V_{REFD} was set to 100 mV.

stant at 100 mV. The temperature errors in V_{OUT1} and V_{OUT2} were canceled by the voltage subtraction.

Figure 11 shows the measured V_{REFD} for 5 samples in the same temperature range. As in the simulation, the V_{REFD} s were set to from 25 to 200 mV with a 25-mV step. We obtained almost the same voltages as the simulation results. Figure 12 shows the temperature inaccuracy, when V_{REFD} was set to 100 mV. The inaccuracy was larger than expected (see Fig. 6). This was because of the process variations. However, the absolute value of V_{REFD} and its temperature dependence could be trimmed by the digital control techniques. As discussed in Sect. 2, the output reference voltage V_{REFD} is given by Eq. 12 when Eq. 11 is satisfied. Therefore, the absolute value of V_{REFD} can be trimmed by R_1 and R_3 , and its temperature characteristics can be compensated by R_2 , K_1 , K_2 , and M . If we develop binary-weighted control techniques for these parameters, it will be possible to trim the V_{REFD} more accuracy. In this design, we designed the PD-BGR by changing three parameters, K_1 , K_2 , and R_3 , as shown in Tab. 1. In this case, one possible trimming method is the use of parameters not in use for the V_{REFD} program. That is, trimming of the absolute value and temperature characteristics can be performed by R_1 and R_2 , respectively.

Figure 13 shows the measured temperature inaccuracy for all V_{REFD} s. The measured temperature inaccuracy was




Fig. 13 Measured temperature inaccuracy of V_{REFD} s as a function of temperature

kept within $\pm 1\%$ except for $V_{REFD} = 25$ mV in the temperature range from 20 to 80°C, but became worse at high temperature above 80°C. The reason for the degradation could be leakage current of MOSFETs. The temperature inaccuracy for $V_{REFD} = 25$ mV was quite large even though the voltage spread of $V_{REFD} = 25$ mV was comparable to others as shown in Tab. 3 (see MAX and MIN values in Tab. 3). One possible reason for this could be that the denominator of the temperature inaccuracy itself was low of $V_{REFD} = 25$ mV.

Table 3 summarizes the measured V_{REFD} s and TCs for 5 samples. The measured TCs had larger errors than the simulation results. The errors became large when the temperature was over 80°C, or when V_{REFD} was set to 25 mV. When the temperature became over 80°C, leakage current from the body to the source of the MOSFET increased significantly and this caused the voltage errors. The effect of the leakage current could be large for the small V_{REFD} of 25 mV.

Figure 14 shows the measured V_{REFD} as a function of power supply voltage V_{DD} in the range from 1.0 to 1.8 V when V_{REFD} was set to 100 mV. Simulated V_{REFD} was also plotted for comparison. Our proposed circuit can operate at higher than 1.2 V. The line regulation (LR) is given by $LR = \Delta V_{REFD}(\text{mV})/\Delta V_{DD}(\text{V})$, where ΔV_{REFD} is the reference voltage change in the supply voltage change ΔV_{DD} . The measured LR was 2.64 mV/V. We obtained the stable V_{REFD} in the supply voltage range from 1.2 to 1.8 V.

Table 4 summarizes the characteristics of our PD-BGR in comparison with other CMOS differential BGRs in [14]–[20]. Our proposed PD-BGR can generate 25- to 200-mV reference voltages with a 25-mV step. The measured inaccuracy was $-4/+3$ mV for 5 samples. The power consumption is the lowest, 88.4 nW. These significant achievements come from our proposed voltage reference architecture. As shown in Eq. 10, the reference voltage V_{REFD} can be obtained by not only the conventional bandgap voltage reference circuit architecture, but also the proposed differential pair circuit consisting of MOSFETs operating in the subthreshold region. By using these, we can obtain compact and low-voltage programmable output reference voltages with nano-watt power consumption.

Table 3 Measured V_{REFD} s and TCs among 5 samples.

V_{REFD} (mV)	Measured V_{REFD} (mV)				TC (ppm/°C)		
	μ	σ	MAX	MIN	μ	MAX	MIN
25	24.1	0.31	25.0	22.3	688	753	649
50	49.0	0.45	49.9	47.9	191	213	176
75	73.9	0.60	75.1	73.1	46.7	70.5	31.8
100	98.9	0.78	100	97.7	61.5	99.1	39.1
125	124	0.96	126	122	111	144	85.1
150	149	1.09	152	147	136	156	119
175	174	1.27	178	172	162	188	139
200	199	1.43	203	196	176	200	152




Fig. 14 Measured V_{REFD} as a function of power supply voltage V_{DD} when V_{REFD} was set to 100 mV.

4. Conclusion

We presented a PD-BGR consisting of a CG and DVG. The CG generates a current and a voltage, while the DVG generates another voltage from the current. A differential reference voltage can be obtained by taking the voltage difference from the voltages. The PD-BGR can produce a programmable differential output voltage by changing the multipliers of MOSFETs in a differential pair and resistance with digital codes. Simulation results showed that our proposed PD-BGR can generate 25- to 200-mV reference voltages with a 25-mV step within a $\pm 0.7\%$ inaccuracy in a temperature range from -20 to 100°C. A Monte Carlo simulation showed that our circuit was robust against process variation and that the CV of the V_{REFD} was less than 1.1%. Measurement results demonstrated that our prototype chips can generate stable programmable differential output voltages. The average power consumption was only 88.4 nW, with a voltage error of $-4/+3$ mV with 5 samples.

Acknowledgments

This work was supported through the activities of VDEC, the University of Tokyo, in collaboration with Cadence Design Systems and Mentor Graphics. This work was also partly supported by JSPS KAKENHI Grant Numbers JP20H00606, JP22H03558, JP23H03364, and JST Grant Number JP-MJPF2106.

Table 4 Performance summary and comparison.

Ref.	[15]	[16]	[17]	[14]	[18]	[19]	[20]	This work
Tech. (μm)	2.0	0.65	0.25	0.35	0.18	0.18	0.18	0.18
V_{DD}	5	5	2.5	1.5	0.9 - 1.8	1.5, 2.2, 2.95	3.3	1.2 - 1.8
Temp. ($^{\circ}\text{C}$)	0 - 100	–	–50 - 150	–20 - 100	–20 - 115	–50 - 140	5 - 85	–20 - 100
Programmable	NO	NO	NO	NO	NO	YES	YES	YES
V_{REFD} (V)	2.48	2.01	1.01	0.01	0.315	1.22 / 2.00 / 2.80	1.25 / 2.05 / 2.88	25.0 - 200 mV (25-mV step)
σ (mV)	24	5.5	NA	NA	NA	$\pm 5, \pm 7, \pm 11$	0.8 / 2 / 2.5	(see Tab. 3)
Power	6 mW	2.2 mW	0.98 mW	4.6 μW	36 μW	63 $\mu\text{A}\dagger$	50 $\mu\text{A}\dagger$	88.4 nW $\dagger\dagger$
TC (ppm/ $^{\circ}\text{C}$)	20.9	115	20	25	89.3	28 / 36 / 38	<13 / 38 / 38	(see Tabs. 2 and 3)
LR (mV/V) $\dagger\dagger\dagger$	0.45	NA	NA	NA	2.9	NA	NA	2.64 $\dagger\dagger$
Meas./Sim.	Meas.	Meas.	Sim.	Sim.	Meas.	Sim.	Meas.	Meas.

\dagger : Supply current, $\dagger\dagger$: Average of 5 samples, $\dagger\dagger\dagger$:LR : Line Regulation

References

- [1] J. A. Paradiso and T. Starner, "Energy scavenging for mobile and wireless electronics," *IEEE Pervasive Comput.*, vol. 4, no. 1, pp. 18-27, Jan.-March 2005. DOI: 10.1109/MPRV.2005.9
- [2] A. P. Chandrakasan, D. C. Daly, J. Kwong and Y. K. Ramadass, "Next generation micro-power systems," *IEEE Symp. Very Large Scale Integr. (VLSI) Circuits*, 2008, pp. 2-5. DOI: 10.1109/VLSI-C.2008.4585930.
- [3] R. J. M. Vullers, R. V. Schaijk, H. J. Visser, J. Penders and C. V. Hoof, "Energy harvesting for autonomous wireless sensor networks," *IEEE Solid-State Circuits Mag.*, vol. 2, no. 2, pp. 29-38, Feb. 2010. DOI: 10.1109/MSSC.2010.936667.
- [4] D. Blaauw et al., "IoT design space challenges: Circuits and systems," in *Symp. VLSI Technol. Dig. Tech. Papers*, 2014, pp. 1-2. DOI: 10.1109/VLSIT.2014.6894411.
- [5] L. D. Xu, W. He, and S. Li, "Internet of things in industries: A survey," *IEEE Trans. Ind. Inform.*, vol. 10, no. 4, pp. 2233-2243, Nov. 2014. DOI: 10.1109/TII.2014.2300753.
- [6] S. Chen, H. Xu, D. Liu, B. Hu and H. Wang, "A vision of IoT: Applications, challenges, and opportunities with China perspective," *IEEE Internet of Things J.*, vol. 1, no. 4, pp. 349-359, Aug. 2014. DOI: 10.1109/JIOT.2014.2337336.
- [7] H. Banba et al., "A CMOS bandgap reference circuit with sub-1-V operation," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 670-674, May 1999. DOI: 10.1109/4.760378.
- [8] Y. Osaki, T. Hirose, N. Kuroki and M. Numa, "1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V sub-bandgap reference circuits for nanowatt CMOS LSIs," *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1530-1538, June 2013. DOI: 10.1109/JSSC.2013.2252523.
- [9] G. De Vita and G. Iannaccone, "A Sub-1-V, 10 ppm/ $^{\circ}\text{C}$, nanopower voltage reference generator," *IEEE J. Solid-State Circuits*, vol. 42, no. 7, pp. 1536-1542, July 2007. DOI: 10.1109/JSSC.2007.899077.
- [10] K. Ueno, T. Hirose, T. Asai and Y. Amemiya, "A 300 nW, 15 ppm/ $^{\circ}\text{C}$, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 2047-2054, July 2009. DOI: 10.1109/JSSC.2009.2021922.
- [11] M. Seok, G. Kim, D. Blaauw and D. Sylvester, "A portable 2-transistor picowatt temperature-compensated voltage reference operating at 0.5 V," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2534-2545, Oct. 2012. DOI: 10.1109/JSSC.2012.2206683.
- [12] I. Lee, D. Sylvester and D. Blaauw, "A subthreshold voltage reference with scalable output voltage for low-power IoT systems," *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1443-1449, May 2017. DOI: 10.1109/JSSC.2017.2654326.
- [13] J. M. Lee et al., "5.7 A 29nW bandgap reference circuit," *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2015, pp. 1-3. DOI: 10.1109/ISSCC.2015.7062945.
- [14] K. Ueno, T. Hirose, T. Asai and Y. Amemiya, "Floating millivolt reference for PTAT current generation in subthreshold MOS LSIs," *IEEE Int. Symp. Circuits and Systems*, 2007, pp. 3748-3751. DOI: 10.1109/ISCAS.2007.378776.
- [15] M. Ferro, F. Salerno and R. Castello, "A floating CMOS bandgap voltage reference for differential applications," *IEEE J. Solid-State Circuits*, vol. 24, no. 3, pp. 690-697, June 1989. DOI: 10.1109/4.32027.
- [16] T. L. Brooks and A. L. Westwick, "A low-power differential CMOS bandgap reference," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 1994, pp. 248-249. DOI: 10.1109/ISSCC.1994.344654.
- [17] T. Ogawa, T. Ozeki and K. Taniguchi, "Floating voltage reference generator for A/D converters," *Electronics and Communications in Japan (Part II: Electronics)*, 2003, pp. 20-23. DOI: 10.1002/ecjb.10117.
- [18] E. K. F. Lee, "A low voltage CMOS differential/floating bandgap voltage reference circuit," *IEEE Int. Symp. Circuits and Systems*, 2015, pp. 489-492. DOI: 10.1109/ISCAS.2015.7168677.
- [19] S. Del Cesta, P. Bruschi, A. N. Longhitano, R. Simmarano and M. Piotta, "A CMOS compact differential band-gap voltage reference with programmable output," *2016 12th Conf. on Ph.D. Research in Microelectronics and Electronics (PRIME)*, 2016, pp. 1-4. DOI: 10.1109/PRIME.2016.7519489.
- [20] S. Del Cesta, A. Ria, R. Simmarano, M. Piotta and P. Bruschi, "A compact programmable differential voltage reference with unbuffered 4 mA output current capability and ± 0.4 % untrimmed spread," *IEEE Eur. Solid State Circuits Conf.*, 2017, pp. 11-14. DOI: 10.1109/ESSCIRC.2017.8094513.
- [21] N. S. Jovičić and V. M. Rajović, "A floating linear voltage regulator for powering large-scale differential communication networks," *IEEE Access*, vol. 6, pp. 24669-24679, 2018. DOI: 10.1109/ACCESS.2018.2832123.
- [22] Michele Caselli, Evgenii Tiurin, Stefano Stanzione, "An Ultra Low-Power Programmable Voltage Reference for Power-Constrained Electronic Systems," *IEEE Trans Circuits and Systems I, Regular Papers*, vol. 70, no. 2, pp. 618 - 630, Feb. 2023 DOI: 10.1109/TCSI.2022.3219587
- [23] T. Hirose, R. Yoshimura, T. Ido, T. Matsuoka and K. Taniguchi, "Watch-dog circuit for quality guarantee with subthreshold MOSFET current," *IEICE Trans. Electronic*, vol. E87-C, no. 11, pp. 1910-1914, 2004.
- [24] K. Ueno, T. Hirose, T. Asai and Y. Amemiya, "A CMOS watchdog sensor for certifying the quality of various perishables with a wider activation energy," *IEICE Trans. Fundam. Electronic Communication Comput. Sci.*, vol. E89-A, no. 4, pp. 902-907, 2006. DOI: 10.1093/ietfec/e89-a.4.902
- [25] K. Ueno, T. Hirose, T. Asai and Y. Amemiya, "CMOS smart sensor for monitoring the quality of perishables," *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 798-803, April 2007. DOI: 10.1109/4.562945.

- 10.1109/JSSC.2007.891676.
- [26] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 2002.
- [27] M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE J. Solid-State Circuits*, vol. 24, no. 5, pp. 1433-1439, Oct. 1989. DOI: 10.1109/JSSC.1989.572629.
- [28] K.A. Bowman, S.G. Duvall, and J.D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," *IEEE J. Solid-State Circuits*, vol. 37, no. 2, pp. 183-190, 2002. DOI: 10.1109/4.982424
- [29] Y. Itotagawa, K. Atsumi, H. Sebe, D. Kanemoto, T. Hirose, "A Programmable Differential Bandgap Reference for Ultra-Low-Power IoT Edge Node Devices," in *Proc. Int. Symp. Circuits and Systems (ISCAS)*, 2023, pp. 1-5. DOI: 10.1109/ISCAS46773.2023.10182130.



Yoshinori ITOTAGAWA received the B.S. degree in the Division of Electrical, Electronic and Infocommunications Engineering from Osaka University, Osaka, Japan, in 2022. He is currently working toward the M.S. degree at the same university. His current research interests are in ultra-low-power CMOS circuits design.



Koma ATSUMI received the B.S. and M.S. degrees in the Division of Electrical, Electronic and Infocommunications Engineering from Osaka University, Osaka, Japan, in 2021 and 2023, respectively. In 2023, he joined Sony Semiconductor Solutions Corporation, Japan.



Hikaru SEBE received the B.S. and M.S. degrees in the Division of Electrical, Electronic and Infocommunications Engineering from Osaka University, Osaka, Japan, in 2019 and 2021, respectively. He is currently working toward the Ph.D. degree at the same university. His current research interests are in ultra-low-power and ultra-low-voltage CMOS circuits design.



Daisuke KANEMOTO received the B.S. degree in Electronics and Information Science from Kyoto Institute of Technology, Kyoto, Japan, in 2004 and received the M.S. and Ph.D. degrees in Electronic Engineering from Osaka University, Osaka, Japan, in 2006, 2011. From November 2010, he was an assistant professor at the Department of Electronics, Graduate School of Information Science and Electrical Engineer-

ing, Kyushu University, Fukuoka, Japan. From April 2013, he was an assistant professor at the Department of Research Interdisciplinary Graduate School of Medicine and Engineering, University of Yamanashi, Yamanashi, Japan. From May 2015, he was a visiting assistant professor at the Department of Electrical Engineering, Stanford University, Stanford, USA. From June 2019, he has been an associate professor at the Graduate School of Engineering Osaka University, Osaka, Japan. His research interests include analog circuits, mixed-signal integrated circuits and compressed sensing. He is an IEEE member.



Tetsuya HIROSE received B.S., M.S., and Ph.D. degrees from Osaka University, Osaka, Japan, in 2000, 2002, and 2005, respectively. From 2004 to 2008, he was a Research Associate with the Department of Electrical Engineering, Hokkaido University, Sapporo, Japan. From 2008 to 2019, he was an Associate Professor with the Department of Electrical and Electronics Engineering, Kobe University, Kobe, Japan. Since 2019, he has been a Professor with the Division of Electrical, Electronic and Information Engineering, Graduate School of Engineering, Osaka University, Suita, Japan. He has authored or co-authored over 200 journal and conference papers. His current research interests are extremely low-voltage and low-power analog/digital mixed-signal integrated circuit design and smart sensor systems. Dr. Hirose is a senior member of the Institute of Electrical and Electronics Engineers (IEEE), and a member of the Institute of Electronics, Information and Communication Engineers (IEICE), and the Japan Society of Applied Physics (JSAP). He was a recipient or co-recipient of the 10th Joint Research Award of the Semiconductor Technology Academic Research Center (STARC) in 2013, the Marubun Research Encouragement Awards in 2017, the IEICE Best Invited Paper Award in 2022, and more than 30 other international and domestic awards. He served as a Technical Program Committee Member of the International Conference on Solid-State Devices and Materials from 2010 to 2013, the Asian Solid-State Circuits Conference from 2011 to 2022, an Associate Editor for the IEICE Electronics Express from 2012 to 2015, the Chapter Secretary of the IEEE SSCS Kansai Chapter from 2015 to 2016, and a Guest Associate Editor for the special issues of IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences and on Electronics from 2010 to 2023.