

# on Electronics

DOI:10.1587/transele.2023FUP0002

Publicized: 2024/06/03

This advance publication article will be replaced by the finalized version after proofreading.



# Digital/Analog-Operation of Hf-based FeNOS Nonvolatile Memory utilizing Ferroelectric Nondoped HfO<sub>2</sub> Blocking Layer

Shun-ichiro Ohmi<sup>†a)</sup>, Member

SUMMARY In this research, we investigated the digital/analogoperation utilizing ferroelectric nondooped HfO2 (FeND-HfO2) as a blocking layer (BL) in the Hf-based metal/oxide/nitride/oxide/Si (MONOS) nonvolatile memory (NVM), so called FeNOS NVM. The Al/HfN0.5/ HfN1.1/HfO2/p-Si(100) FeNOS diodes realized small equivalent oxide thickness (EOT) of 4.5 nm with the density of interface states (Dit) of  $5.3\times10^{10}~\text{eV}^{-1}\text{cm}^{-2}$  which were suitable for high-speed and low-voltage operation. The flat-band voltage (VFB) was well controlled as 80-100 mV with the input pulses of  $\pm 3~\text{V}/100~\text{ms}$  controlled by the partial polarization of FeND-HfO2 BL at each 2-bit state operated by the charge injection with the input pulses of + 8~V/1-100~ms.

**key words:** ferroelectric nondoped HfO<sub>2</sub>, metal/oxide/nitride/oxide/Si, nonvolatile memory, partial polarization, charge trap

#### 1. Introduction

Metal-oxide-nitride-oxide-Si (MONOS) nonvolatile memories (NVM) are widely investigated not only for storage memory but for in-memory computing applications [1, 2]. Utilizing the high-k (HK) thin films in MONOS NVM is effective to reduce the operation voltage and improve the operation speed [3, 4]. The memory window (MW) of MONOS NVM is necessary to be increased even when the operation voltage is decreased. increase the MW, metal-ferroelectrics-nitride-oxide-Si (MFNOS) structure was proposed utilizing Sr<sub>0.7</sub>Bi<sub>2.3</sub>Nb<sub>2</sub>O<sub>9</sub> (SBN) as a ferroelectric blocking layer (BL) for further improvement of memory characteristics of MONOS NVM [5]. However, the thickness of SBN was 100 nm to obtain the ferroelectric characteristics, and it was hard to be scaled although the relative dielectric constant  $(\varepsilon_r)$  was high as 1000.

Since the HfO<sub>2</sub> thin film crystallized in the metastable orthorhombic phase was reported to show ferroelectric characteristics [6], the applications of ferroelectric HfO<sub>2</sub> in the MONOS structure have been attracting much attention because of its Si process compatibility, and the HfO<sub>2</sub> shows ferroelectric characteristics even bellow the thickness of 10 nm which is suitable for device scaling [7, 8]. The ferroelectric HfO<sub>2</sub> is effective to increase MW which is similar to the Ref. 3.




Fig. 1 (a) Schematic cross-section of the FeNOS NVM and (b) schematics of  $V_{TH}$  control in FeNOS NVM. The partial polarization of FeND-HfO<sub>2</sub> BL realizes the analog control of  $V_{TH}$  (dotted lines) along with the multibit/cell operation of the charge trap in the HfN<sub>1.1</sub> CTL (solid lines).

We have proposed the digital/analog-operation utilizing ferroelectric nondoped HfO<sub>2</sub> (FeND-HfO<sub>2</sub>) as a BL in the Hf-based MONOS structure, which is called FeNOS NVM, as shown in Fig. 1(a) [9-12]. The FeND-HfO<sub>2</sub> was able to be formed when the nitrogen concentration of HfNx CTL was x=1.1. The Hf-based FeNOS stacked structures from the HK-HfO<sub>2</sub> tunneling layer (TL) to the HfN<sub>0.5</sub> gate electrode layer are able to be deposited in a sputtering chamber by reactive sputtering process without exposing to the air. The FeNOS NVM is expected to realize the analog control of threshold voltage (V<sub>TH</sub>) by the partial polarization of FeND-HfO<sub>2</sub> BL along with the multi-bit/cell operation by the charge trap in the HK-HfN<sub>1.1</sub> CTL through a HK-HfO<sub>2</sub> TL as shown in Fig. 1(b). The polarization switching is able to be controlled at low-voltage and the switching speed is quite fast, while the charge trap and detrap operations are performed at high-voltage.

In this paper, we have investigated the fabrication process of Hf-based FeNOS diode, and the digital/analog-operation of Hf-based FeNOS diode was examined by controlling the pulse input conditions [13].


## 2. Experimental Procedure

Figure 2 shows the fabrication process for the FeNOS diodes. The schematic cross-sections and the plane-view of the fabricated FeNOS diodes are also shown.

For the fabrication of FeNOS diodes, lightly doped p-

<sup>†</sup>The authors are with Tokyo Institute of Technology, Yokohama 226-8502, Japan.

a) E-mail: ohmi@ee.e.titech.ac.jp



**Fig. 2** Fabrication process for Al/HfO<sub>0.5</sub>/HfO<sub>2</sub>/HfN<sub>1.1</sub>/HfO<sub>2</sub>/Si(100) FeNOS diodes. Schematic cross-sections and plane-view were also shown

Si(100) (10-30 Ωcm) substrates were cleaned by sulfuricperoxide mixture (SPM) and diluted HF (DHF) solutions. After the 100 nm thick field SiO<sub>2</sub> formation on p-Si(100) substrates, active area was patterned. Some of the FeNOS diodes were fabricated without field oxide. Then, the Hfbased FeNOS structures of HfN<sub>0.5</sub> (gate electrode, 10 nm)/ FeND-HfO<sub>2</sub>(10-15 nm)/HfN<sub>1.1</sub>(3 nm)/HK-HfO<sub>2</sub>(2 nm)/ Si(100) were in-situ deposited by the electron cyclotron resonance (ECR)-plasma sputtering at room temperature (RT) followed by the post-metallization annealing (PMA) at 350°C/1-10 min in N<sub>2</sub> ambient. For the HK-HfO<sub>2</sub> TL deposition, the Ar/O<sub>2</sub> flow ratio was 23/4.6 sccm, while it was 16/2.4 sccm for the FeND-HfO<sub>2</sub> BL deposition. The Ar/N<sub>2</sub> flow ratio for HfN<sub>1.1</sub> CTL was 8/6 sccm, while it was 10/0.2 sccm for the HfN<sub>0.5</sub> gate electrode deposition. Next, Al top contact was evaporated, and the gate electrode was patterned by wet etching with the size of  $100 \times 100 \,\mu\text{m}^2$ .

The FeNOS diode structures were evaluated by C-V, J-V, and program/erase (P/E) measurements utilizing HP 4284A and Agilent 4156C, respectively. The density of interface states (D<sub>it</sub>) was extracted by Terman method at midgap [14]. The equivalent oxide thickness was extracted from the C-V measurement by considering the quantum effect [15]. The charge centroid (Z<sub>eff</sub>) for the charge trap operation was evaluated utilizing HP8110A, Keithley6517A, and KEYSIGHT DAQ970A [16]. The crystallinity was evaluated by the x-ray diffraction (XRD).






Fig. 3 PMA duration dependence of (a) C-V (100 kHz) and (b) J-V.



**Fig. 4** PMA duration dependence on the XRD patterns for FeNOS structures. PMA was carried out at 350°C/1-10 min.

#### 3. Results and Discussion

Figure 3 shows the PMA duration dependence of the C-V and J-V characteristics for the Al/HfN<sub>0.5</sub>/HfN<sub>1.1</sub>(10 nm)/HfO<sub>2</sub>/p-Si(100) FeNOS diodes. As shown in Fig. 3(a), the minimum EOT of 4.5 nm was obtained with negligible hysteresis by the PMA at 350°C/5 min. The D<sub>it</sub> was extracted as  $5.3 \times 10^{10}$  eV<sup>-1</sup>cm<sup>-2</sup>. The leakage current was decreased to  $1 \times 10^{-8}$  A/cm<sup>2</sup> at  $V_G = -1$  V by the PMA at 350°C/5 min compared to the PMA at 350°C/1 min







Fig. 5 Retention characteristic for charge trap operation of FeNOS diode with PMA at 350°C/5 min. The input pulses were  $\pm 8~V/100$  ms for charge trap operation.



 $\label{eq:Fig.6} \textbf{Fig. 6} \quad \text{Pulse width dependence on $Z_{\text{eff}}$.}$ 

as shown in Fig. 3(b). The leakage current was increased in case of the PMA at 350°C/10 min so that the PMA with long duration seemed to degrade the film quality even at the low annealing temperature such as 350°C. Figure 4 shows the XRD patterns of FeNOS structures. The peak intensity of orthorhombic HfO<sub>2</sub>(111) was found to be increased by the PMA at 350°C/5 min, while it was decreased by the PMA at 350°C/10 min. Therefore, the 350°C for 5 min seemed to be the optimum PMA condition for the FeNOS structures.

Figure 5 shows the retention characteristic for the charge trap operation of FeNOS diode with PMA at 350°C/5 min. The schematic measurement sequence was also

shown. The P/E input pulses,  $V_{PGM}/t_{PGM}$  and  $V_{ERS}/t_{ERS}$ , were  $V_{PGM}/t_{PGM}$ : 8 V/100 ms and  $V_{ERS}/t_{ERS}$ : -8 V/100 ms, respectively. The measurements were carried out until  $10^4$  s. The initial MW of 2.5 V was observed after P/E input pulses were applied. The estimated MW of 1.1 V after 10 years was obtained which was 44% compared with the initial MW of 2.5 V. This result suggested that reliability of the obtained memory characteristics was good enough even though the annealing temperature was low as  $350^{\circ}$ C.


Next, the charge centroid ( $Z_{\rm eff}$ ) was evaluated by changing the program pulses as  $V_{PGM}/t_{PGM}$ : 8 V/1-100 ms. Figure 6 shows the pulse width dependence on the  $Z_{\rm eff}$  of FeNOS diode. The  $Z_{\rm eff}$  was extracted utilizing the following equation,


$$Z_{eff} = \frac{\varepsilon_{ox} \Delta V_{FB}}{\int_{V_{FB}}^{0} C(V) dV + Q_{m}}$$

where  $Q_m$  is the measured charge,  $\epsilon_{ox}$  is the dielectric constant of HfO<sub>2</sub> BL, and  $V_{FB}$  is the flat-band voltage.


As shown in Fig. 6, the  $Z_{eff}$  was located at the interface of FeND-HfO $_2$ BL and HfN $_{1.1}$  CTL even for the program pulse of  $V_{PGM}/t_{PGM}$ : 8 V/1 ms. Interestingly, the  $Z_{eff}$  was not markedly changed for the longer pulse such as  $V_{PGM}/t_{PGM}$ : 8 V/100 ms. This is probably because the density of trap sites in the  $HfN_{1.1}$  CTL is large enough to accept the charge injection by the program conditions.

Finally, the charge trap and partial polarization operations were examined utilizing Al/HfN $_{0.5}$ /HfN $_{1.1}$ (15 nm)/HfO $_{2}$ /p-Si(100) FeNOS diodes. Figure 7 shows the





**Fig. 7** The charge trap operation utilizing program pulse of  $V_{PGM}/t_{PGM} = 8 \text{ V/1 ms} - 1 \text{ s}$ . The C-V characteristics were measured at 100 kHz. The schematic measurement sequence was also shown.






Fig. 8 The partial polarization operation utilizing P/E pulses of  $\pm 3 \text{ V}/100 \text{ ms}$ . The C-V characteristics were measured at 100 kHz. The schematic measurement sequence was also shown.

charge trap operation utilizing program pulses of  $V_{PGM}/t_{PGM}$ : 8 V/1 ms - 1 s. As shown in Fig. 7, 2 bit/cell operation was demonstrated by the input pulses of  $V_{PGM}/t_{PGM}$ :8 V/1-100 ms after the initialization by the input pulse of  $V_{ERS}/t_{ERS}$ : -8 V/100 ms with the maximum MW of 1.85 V. Negligible hysteresis was observed for each C-V characteristic after the P/E operations. When the input pulse of 8 V/1 s was applied, the MW was almost same with that of after 8 V/100 ms was applied so that the maximum available charge densities in the HfN<sub>1.1</sub> CTL was estimated as 0.94  $\mu$ C/cm². From the obtained results, the margin of  $V_{FB}$  between each state is large enough so that the further multi-bit/cell operation such as 3 bit or 4 bit/cell operation seems to be available for the FeNOS fabricated in this research.

Next, the  $V_{FB}$  control by the partial polarization of FeND-HfO<sub>2</sub> BL was examined utilizing P/E pulses of  $V_{PGM}/t_{PGM}$ : -3~V/100~ms and  $V_{ERS}/t_{ERS}$ : 8~V/100~ms at '11' and '01' states of charge trap operations. Figure 8 clearly shows that the precise  $V_{FB}$  control by the partial polarization. The erase pulse caused the negative  $V_{FB}$  shift at each state, while the program pulses made  $V_{FB}$  shifted to the positive direction. The  $V_{FB}$  shift was approximately 80-100 mV. The MW of charge trap operation is 1.8 V so that 18-22 states control would be realized by the partial polarization operation.

### 4. Conclusions

In this paper, we have investigated the digital/analogoperation of Hf-based FeNOS diode. The low-voltage input pulse operation was found to control the partial polarization, and the  $V_{FB}$  shifts of approximately  $80\text{-}100\,\text{mV}$  were realized without causing the charge trap and/or detrap in the  $HfN_{1.1}$  CTL. The  $V_{FB}$  control by the partial polarization is also applicable for the  $V_{TH}$  adjustment after the NVM fabrication. In conclusion, Hf-based FeNOS NVM is a promising memory device not only for storage memory but the in-memory computing applications.

#### Acknowledgments

This work was partially supported by JSPS KAKENHI Grant Number 19H00758, NEDO, JST, and CASIO Foundation. The author thanks Mr. W. Zhang and Mr. E.K. Hong for their help in this research.

#### References

- [1] W. Shim and S. Yu, "Technological Design of 3D NAND-Based Compute-in-Memory Architecture for GB-Scale Deep Neural Network", IEEE Electron Dev. Lett., 42, pp. 160-163 (2021). DOI: 10.1109/LED.2020.3048101
- [2] C.-C. Hsieh, H.-T. Lue, Y.-C. Li, S.-N. Hung, C.-H. Hung, K.-C. Wang, and C.-Y. Lu, "Chip Demonstration of a High-Density (43Gb) and High-Search-Bandwidth (300Gb/s) 3D NAND Based In-Memory Search Accelerator for Ternary Content Addressable Memory (TCAM) and Proximity Search of Hamming Distance", VLSI Symp., Tech. Dig., T15-1 (2023).
- [3] S. Kudoh and S. Ohmi, "Multi-level 2-bit/cell operation utilizing Hf-based MONOS nonvolatile memory", 76<sup>th</sup> Device Res. Conf., Conf. Dig., pp. 157-158 (2018).
- [4] S. Ohmi, Y. Horiuchi, H. Morita, A. Ihara, and J.Y. Pyo, "HfN multi charge trapping layers for Hf-based metal-oxide-nitride-oxide-Si nonvolatile memory", Jpn. J. Appl. Phys., 60, SBBB03 (2021). DOI: 10.35848/1347-4065/abe09f
- [5] Y. Seo, H.-M. An, M.Y. Song, and T.G. Kim, "Charge trap flash memory using ferroelectric materials as a blocking layer", Appl. Phys. Lett., 100, 173507 (2012). DOI: 10.1063/1.4705411
- [6] T. Boscke, J. Muller, D. Brauhaus, U. Schroder, and U. Bottger, "Ferroelectricity in hafnium oxide thin films", Appl. Phys. Lett., 99, 102903 (2011). DOI: 10.1063/1.3634052
- [7] H. Ji, Y. Wei, X. Zhang, and R. Jiang, "Improvement of Charge Injection Using Ferroelectric Si:HfO<sub>2</sub> As Blocking Layer in MONOS Charge Trapping Memory", IEEE J. Electron Devices Soc., 6, 121 (2018). DOI: 10.1109/JEDS.2017.2785304
- [8] E.J. Shin, G. Lee, S. Kim, J.H. Chu, and B.J. Cho "Dual-Mechanism Memory Combining Charge Trapping and Polarization Switching for Wide Memory Window Flash Cell", IEEE Electron Dev. Lett., 44, 1108 (2023). DOI: 10.1109/LED.2023.3282366
- [9] S. Ohmi, H. Morita, M. Hayashi, A. Ihara, and J.Y. Pyo, "Ferroelectric Nondoped HfO<sub>2</sub> Blocking Layer Formation for Hfbased FeNOS Analog Memory Applications", 78<sup>th</sup> Device Res. Conf., Conf. Dig., pp. 67-68 (2021). DOI: 10.1109/DRC52342.2021. 9467182
- [10] J.W. Shin, M. Tanuma, J. Pyo, and S. Ohmi, "Ultrathin Ferroelectric Nondoped HfO<sub>2</sub> for MFSFET with High-speed and Low-voltage Operation", 80<sup>th</sup> Device Res. Conf., Conf. Dig., pp. 73-74 (2021).
- [11] W. Zhang, M. Tanuma, J.W. Shin, and S. Ohmi, "PMA Condition Dependence on the FeNOS Diodes with Ferroelectric Non-Doped HfO<sub>2</sub> Blocking Layer", Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, Workshop Dig., pp.142-143 (2022).
- [12] J.W. Shin, M. Tanuma, and S. Ohmi, "MFSFET with 5 nm Thick Ferroelectric Nondoped HfO<sub>2</sub> Gate Insulator Utilizing Low Power

- Sputtering for Pt Gate Electrode Deposition", IEICE Trans. Electron., E105-C, pp. 578-583 (2022). DOI: 10.1587/transele.2021FUP0003
- [13] S. Ohmi, E.K. Hong, S. Awakura, and Y. Sekiguchi, "Digital/Analog Mixed-Operation of Hf-based FeNOS Nonvolatile Memory with Ferroelectric Nondoped HfO<sub>2</sub> Blocking Layer", 2023 Asia-Pacific Workshop on Advanced Semiconductor Devices, Workshop Dig., pp. 118-119 (2023).
- [14] L. M. Terman, "An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes", IEEE Electron Device Lett., 5, pp. 285-299 (1962). DOI: 10.1016/0038-1101(62)90111-9
- [15] S. Saito, K. Torii, M. Hiratani, and T. Onai, "Analytical quantum mechanical model for accumulation capacitance of MOS structures," IEEE Electron Device Lett., 23, pp. 348-350 (2002). DOI: 10.1109/LED.2002.1004231
- [16] S. Ohmi, Y. Horiuchi, and S. Kudoh, "Improvement of Hf-based Metal/Oxide/Nitride/Oxide/Si Nonvolatile Memory Characteristics by Si Surface Atomically Flattening", Jpn. J. Appl. Phys., 59, SGGB10 (2020). DOI:10.35848/1347-4065/ab53ca



Shun-ichiro Ohmi received his Ph. D. degree in Applied Electronics from the Tokyo Institute of Technology, Yokohama, Japan, in 1996. In 1996, he joined Tokyo Institute of Technology, where he has been engaged in the research of Si and organic semiconductor devices and processes. From 1997 to 1999, he was a Post Doctoral Technical Staff with the Lucent Technologies Bell Laboratories, where he was engaged in the research of TiSi2 and CoSi2 salicide processes. In 2000, he was a visiting researcher with North Carolina State University where he was engaged in the research of high-k gate insulator. Dr. Ohmi is a member of the IEEE Electron Devices Society, the Japan Society of Applied Physics, and a Fellow of the Institute of Electrical Engineers of Japan.