PAPER Special Section on Microwave and Millimeter-Wave Technologies

# Variable-Gain Phase Shifter with Phase Compensation Using Varactors

## Akihito HIRAI<sup>†a)</sup>, Member, Yuki TSUKUI<sup>††</sup>, Nonmember, Koji TSUTSUMI<sup>†</sup>, and Kazutomi MORI<sup>†</sup>, Senior Members

SUMMARY This paper demonstrates a phase compensation technique using varactors for variable-gain phase shifters (VGPSs). The VGPS consists of an I/Q generator and I/Q variable gain amplifiers (I/Q VGAs). I/Q VGAs based on common-emitter stages are enabled to control the gain by adjusting the collector current of the transistor. However, the phase control performance degenerates because the input capacitance varies with the collector current. The proposed phase compensation technique reduces the variation in the insertion phase of the I/Q VGA by adjusting the voltage of the varactor provided at its input and maintaining the input capacitance constant in any gain state. As a result, the VGPS can provide a low phase and amplitude error under phase control. A Ka-band VGPS with the proposed phase compensation technique, fabricated in a 130-nm SiGe BiCMOS process, demonstrates a 0.73° and 0.06 dB improvement in the RMS phase and amplitude error compared with the case without the compensation technique. The VGPS achieves measured RMS amplitude and phase errors of less than 0.19 dB and 0.75°, respectively, in an amplitude control range of more than 20 dB with a frequency range of 28 to 32 GHz. key words: vector-sum, variable-gain, phase shifter, phase compensation

#### 1. Introduction

Recently, active phased array antennas (APAAs), which generate directional beam patterns by electrically controlling the phase and amplitude, have been widely used in 5G communication [1]–[4], satellite communication systems [5]–[7], and radar applications [8], [9]. Massive APAAs, which require a large number of front-end integrated circuits (FE-ICs), have been proposed in silicon technologies, such as CMOS and SiGe BiCMOS, because of their low cost and high integration [10]-[15]. An accurate phase control is required for phase shifters to enable precise beam steering. Generally, vector-sum phase shifters (VSPSs) are suitable circuits for APAA systems because of their ability to provide insertion gain, low phase-shift errors, and a compact area in silicon technology [16]-[22]. Precise amplitude control is also essential for low sidelobe levels to avoid interference from unwanted directions [23]. Variable-gain amplifiers (VGAs), which use current steering or varying transconductances of transistors, have been proposed to control the amplitude [24]-[27]. Conventional methods that use VSPSs and VGAs require a large chip area and high power consumption because they include two functional circuits. Therefore, variable-gain phase shifters (VGPSs) have been proposed to reduce power consumption and area by controlling the phase and amplitude with a single block [14], [23], [28]–[30].

A VGPS, which is based on a VSPS, consists of an I/Q generator and I/Q VGAs. I/Q VGAs can control the amplitude by adjusting the current of the transistor and require that the insertion phase remains constant at any amplitude state to control the phase and amplitude precisely in APAA systems [27]. However, the insertion phase of the I/Q VGA varies owing to the variation in the input capacitance according to amplitude control [28], [31]. This results in the degeneration of the phase and amplitude control performance as VGPS or VSPS. To avoid them, various types of techniques were proposed such as a compensation of the insertion phase variation of VGAs, and calibration of the phase and amplitude control performance as VSPSs. For VGA, it was proposed by adding phase compensation devices such as varactors or current injection elements at output terminals or cascode stages [26], [32], [33]. For VSPS, it was proposed that IQ-VGA characteristics were measured in advance by detection devices on/off-chip, and the optimum control values of IQ-VGA stored in look-up tables (LUTs) or memory are used [34]–[36]. The circuit area and power consumption increase due to detection circuits, LUTs, memory, and complex digital control circuits, although precise phase control can be achieved.

In this paper, we propose a simple phase compensation technique using varactors for the VGPS based on a common emitter-based linear VGA. First, the insertion phase and gain variation of the VGA with respect to the variation in the input capacitance according to amplitude control is analyzed. Then, the amplitude and phase errors of the VGPS by the variations of the VGA are also analyzed. After that, a phase compensation technique derived from the analysis is proposed, in which a varactor is placed at the VGA input terminal and the varactor voltage is controlled linearly to the control voltage of the VGA. The proposed technique reduces the variation in the insertion phase of the VGA by maintaining a constant input capacitance in any phase state without any detection circuits, LUTs, memory, and complex digital control circuits. As a result, the proposed technique can provide low phase and amplitude errors for the VGPS with a small circuit size and low power consumption.

The proposed phase compensation technique for the

Manuscript received October 31, 2022.

Manuscript revised February 28, 2023.

Manuscript publicized May 12, 2023.

<sup>&</sup>lt;sup>†</sup>The authors are with Mitsubishi Electric Corporation Infor-

mation Technology R&D Center, Kamakura-shi, 247–8501 Japan. <sup>††</sup>The author is with Mitsubishi Electric Engineering Company, Limited, Kamakura-shi, 247–0065 Japan.

a) E-mail: Hirai.Akihito@bx.MitsubishiElectric.co.jp

DOI: 10.1587/transele.2023MMP0003

VGPS is described in Sect. 2. The circuit implementation and measurement results of a Ka-band VGPS with the proposed phase compensation technique in a 130-nm SiGe BiCMOS are presented in Sects. 3 and 4, respectively. Finally, the paper is summarized and concluded in Sect. 5.

# 2. Proposed Phase Compensation Technique for the VGPS and VSPS

This section discusses the proposed phase compensation technique for the VGPS. This technique can be applied to a VSPS and VGPS using VGAs based on common-emitter stages.

#### 2.1 Circuit Configuration

Figure 1 shows the configuration of the proposed VGPS. The VGPS consists of an I/Q generator and I/Q VGAs. The I/Q VGAs are used for phase control with current digital-toanalog converters (DACs) and amplitude control with voltage DACs. In addition, voltage DACs for varactors are used to compensate for the insertion phase of the I/Q VGAs.

The configuration of the VGA is shown in Fig. 2. The VGA consists of two stacked amplifiers composed of common-emitter stages for phase control using IREFP/IREFN and common-base stages for amplitude control using CNTP/CNTN to separate the phase and amplitude control functions in the VGPS.

In the common-emitter stage, amplitude and polarity control for phase control is realized using the collector currents of transistors IP and IN using current DACs. The gain of the common-emitter  $G_{VGA\_CE}$  is proportional to the difference in current between Q1 (Q4) and Q2 (Q3), as expressed by

$$G_{VGA\_CE} = IP - IN \propto IREFP - IREFN.$$
(1)

IP and IN are controlled to maintain a constant  $I_{total}$  using the current DACs.  $I_{total}$  is the sum of IREFP in Q1 (Q4) and IREFN in Q2 (Q3) as follows:

$$I_{total} = IP + IN \propto IREFP + IREFN.$$
(2)

In the common-base stage, the gain for the amplitude control is controlled using  $V_c$ , which is the voltage between the base of transistors Q5/Q8 and Q6/Q7. The relationship between the gain of the common-base stage  $G_{VGA\_CB}$  and  $V_c$  is expressed as

$$G_{VGA\_CB} \propto \frac{e^{\frac{iV_r}{V_t}}}{e^{\frac{V_c}{V_t}} + 1},$$
(3)

where  $V_t$  denotes the thermal voltage. When  $V_c = 0$ , the insertion gain of the base stage is 1/2 (-6 dB) from the maximum gain. Moreover, the gain is dB-linear with respect to  $V_c$  when the insertion gain is small [37]. The commonbase stage is suitable for amplitude control in the VGPS because it has a high resolution and wide gain range. The variable transconductance range of the common-base transistors



Fig. 1 Configuration of the proposed VGPS.



Fig. 2 Configuration of the VGA.

Q5/Q7 and Q6/Q8 is invariant at any phase state because the phase is controlled to maintain a constant  $I_{total}$ . Therefore, the gain of the common-base stage can be controlled independently of that of the common-emitter stage.

2.2 Insertion Phase and Gain Variation of VGA with Amplitude Control

In VGPSs or VSPSs, the gain of I/Q VGAs is controlled according to the phase states. The common-emitter VGA is suitable for high-frequency operations because it consists of only four transistors [19], [21], [23], [24]. However, the variation in the input impedance of the I/Q VGAs according to the amplitude control degenerates the phase control per-



**Fig. 3** Equivalent circuit of the bipolar transistor (left) and the simulation results of the collector current dependence of the parasitic capacitances (right), where the transistor size is  $0.12 \ \mu\text{m}/4 \ \mu\text{m}$  and the current range is from 0 to  $2000 \ \mu\text{A}$ .



**Fig. 4** Small signal equivalent circuit of the common-emitter stage of the VGA.

formance [26], [28], [31]. In VGAs using bipolar transistors, the capacitance between the base and emitter varies depending on the collector current. Figure 3 shows the equivalent circuit of the bipolar transistor and the simulation results of the collector current dependence of the parasitic capacitances, where the transistor size is  $0.12 \ \mu m/4 \ \mu m$ , and the current range is from 0 to  $2000 \ \mu A$ . The parallel capacitance  $C_{\pi}$  varies from 13.7 to 36.5 fF. This results in the variation in the insertion phase of the VGA, and the insertion phase variation of the VGA results in the degeneration of the phase control performance of the VGPS.

To prevent variation in the insertion phase of the VGA, we propose a phase compensation technique with a varactor  $C_{var}$  connected in parallel with the base terminal (Fig. 2). Figure 4 shows the small-signal equivalent circuit of the common-emitter stage of the VGA. The input impedance of the VGA is calculated using this circuit. We assume that the input signals of the VGA are differential  $(v_{xp} = -v_{xn})$ . The relationship between  $V_{in}$  and  $V_s$  is expressed as

$$V_{in} = \frac{Z_{diff}(I_p, I_n)}{Z_{diff}(I_p, I_n) + Z_s} V_s.$$

$$\tag{4}$$

 $Z_{diff}(I_p, I_n, V_{var}) \approx \frac{2}{\left(\frac{2}{r_{\pi}} + j\omega \left(C_{\pi}(I_p) + C_{\pi}(I_n) + 2C_{\mu} + C_{var}(V_{var})\right)\right)}, \qquad (5)$ 

where the capacitances between the base and collector of the differential transistor are assumed to be nearly equal  $(C_{\mu} = C_{\mu p} \approx C_{\mu n})$  because they do not depend on the collector current (Fig. 3).  $V_{var}$  is the varactor control voltage. The variation in the input capacitance, that of the capacitance between the base and emitter, and that of the varactor capacitance according to the gain control are defined as  $\Delta C_{in}$ ,  $\Delta C_{\pi}$ , and  $\Delta C_{var}$ , respectively. The relationships among these capacitances are as follows:

$$C_{\pi}(I_p) + C_{\pi}(I_n) = \Delta C_{\pi}(|I_p - I_n|) + C_{\pi 0},$$

$$C_{var}(V_{var}) = \Delta C_{var}(V_{var}) + C_{var 0},$$

$$\Delta C_{in}(|I_p - I_n|, V_{var}) = \Delta C_{\pi}(|I_p - I_n|) + \Delta C_{var}(V_{var}),$$
(6)

where  $C_{\pi 0}$  is the capacitance at the initial bias current  $I_{p0} - I_{n0}$ , and  $\Delta C_{\pi}(|I_{p0} - I_{n0}|)$  is 0.  $C_{var0}$  is the capacitance of the initial control voltage, and  $\Delta C_{var}(0)$  is 0 at the initial control voltage. From Eqs. (5) and (6), the differential input impedance can be expressed as follows:

$$Z_{diff}(I_p, I_n, V_{var}) \approx 2 \left| \left( \frac{2}{r_{\pi}} + j\omega (C_{\pi 0} + C_{var0} + 2C_{\mu} + \Delta C_{in}(|I_p - I_n|, V_{var}) \right) \right|.$$
(7)

The source impedance  $Z_s$  for input impedance matching is defined as follows:

$$Z_{s} = 2 \bigg| \bigg( \frac{2}{r_{\pi}} - j\omega \big( C_{\pi 0} + C_{var0} + 2C_{\mu} \big) \bigg), \tag{8}$$

The insertion gain of the VGA  $G(I_p - I_n, V_{var})$  after input matching using  $Z_s$  is given by

$$G(I_p - I_n, V_{var}) = G_0 \cdot \frac{\frac{2}{r_{\pi}} - j\omega(C_{\pi 0} + C_{var0} + 2C_{\mu})}{\frac{4}{r_{\pi}} + j\omega\Delta C_{in}(|I_p - I_n|, V_{var})},$$

$$G_0 = \frac{-2Z(g_{mp} - g_{mn})}{1 + 2j\omega C_{\mu}Z},$$
(9)

The input capacitance  $\Delta C_{in}$  varies with the collector current, according to the gain. The relationship between the variation of the input capacitance and that of the insertion phase and gain is calculated using Eq. (9). The variations in the insertion gain  $\Delta G$ , amplitude of insertion gain  $|\Delta G|$  and insertion phase  $\Delta \varphi$  are expressed as follows:

$$\Delta G = \frac{G(I_p - I_n, V_{var})}{G(I_{p0} - I_{n0}, 0)} = \frac{\frac{4}{r_{\pi}}}{\frac{4}{r_{\pi}} + j\omega\Delta C_{in}(|I_p - I_n|, V_{var})}$$
(10a)

The differential input impedance is given by



Fig. 5 Simulation results of the collector current dependence of the input capacitance.

$$|\Delta G| = \frac{\left(\frac{4}{r_{\pi}}\right)}{\sqrt{\left(\frac{4}{r_{\pi}}\right)^{2} + \left(\omega \Delta C_{in}(|I_{p} - I_{n}|, V_{var})\right)^{2}}},$$
(10b)  
$$\Delta \varphi = -\tan^{-1} \frac{\omega \Delta C_{in}(|I_{p} - I_{n}|, V_{var})r_{\pi}}{4},$$
(10c)

Equation (10b) indicates that the variation of  $|\Delta G|$  is determined by the ratio of  $\omega \Delta C_{in}$  to  $4/r_{\pi}$ . The influence of  $\Delta C_{in}$  on  $|\Delta G|$  can be small under the condition of  $(4/r_{\pi})^2 \gg (\omega \Delta C_{in}(|I_p - I_n|, V_{var}))^2$ . For example, it is assumed that  $r_{\pi}$  and  $\Delta C_{in}$  are 540  $\Omega$  and 6.5 fF, respectively. At 30 GHz,  $(4/r_{\pi})^2$ , which is  $5.5 \times 10^{-5}$ , is significantly larger than  $(\omega \Delta C_{in}(|I_p - I_n|, V_{var}))^2$ , which is  $1.5 \times 10^{-6}$ .  $|\Delta G|$  is approximately 1.3% (0.12 dB) under this condition. In contrast, Eq. (10c) shows that  $\Delta \varphi$  is proportional to the arc tangent of  $\omega \Delta C_{in}$  and  $r_{\pi}$ . For example, if  $r_{\pi}$  and  $\Delta C_{in}$  are in the same conditions ( $r_{\pi} = 540 \ \Omega, \ \Delta C_{in} = 6.5 \ \text{fF}$ ),  $\Delta \varphi$  is approximately 4.7° at 30 GHz. From the above discussion,  $\Delta \varphi$  of the VGA will have a greater influence on the phase and amplitude error of VGPS under the condition of  $(4/r_{\pi})^2 \gg (\omega \Delta C_{in}(|I_p - I_n|, V_{var}))^2$ .

The insertion phase variation  $\Delta \varphi$  is zero when the varactor voltage is controlled to maintain the input capacitance constant at any gain state. In this case, varactor voltage satisfies the following equation:

$$V_{var} = \Delta C_{var}^{-1} (-\Delta C_{\pi} (|I_p - I_n|)), \qquad (11)$$

where  $\Delta C_{var}^{-1}$  is the inverse function of  $\Delta C_{var}$ .

The collector current dependence of the input capacitance was simulated when the varactor voltage was controlled linearly with respect to the difference  $I_p - I_n$ , so that the change in the input capacitance was small. Figure 5 shows the simulation results of the collector current dependence of the input capacitance with and without the proposed compensation technique, where the varactor anode length and width were 1 and 15  $\mu$ m, respectively. The varactor capacitance was constant without the compensation technique. In contrast, the varactor capacitance ranged from 27 to 34.5 fF with the compensation technique according to



**Fig.6** Calculation results of the collector current dependence of the insertion phase and amplitude variation.

the normalized collector current  $I_p - I_n$ . The input capacitance was from 98.3 fF to 104.8 fF without the compensation technique. On the other hand, it was from 96.4 fF to 99.3 fF with the compensation technique. The maximum variation in the input capacitance from the initial condition (normalized  $I_p - I_n = -1$  or 1, the initial input capacitance = 98.3 fF) was 1.9 fF with the compensation technique and 6.5 fF without the compensation technique. The proposed technique achieved a 4.6 fF improvement in the variation. The collector-current dependence of the insertion phase and amplitude variation calculated using Eq. (10) are shown in Fig. 6. In this calculation, the varactor capacitance control was the same as that shown in Fig. 5.  $r_{\pi}$  was 540  $\Omega$ , which was derived from the circuit simulation.

Figure 6 shows that the maximum variation from the initial condition in the insertion phase with and without the proposed technique was  $1.4^{\circ}$  and  $4.7^{\circ}$ , respectively. Also, the maximum variation from the initial condition in the insertion gain with and without the proposed technique was 0.01 dB and 0.12 dB, respectively. The proposed technique achieved  $3.3^{\circ}$  and 0.11 dB improvement in insertion phase variation  $\Delta \varphi$  and amplitude of the gain variation  $|\Delta G|$ .

In the upper discussion, the varactor was assumed to be the ideal varactor without parasitic resistors as shown in Fig. 4. However, the actual varactor has parasitic resistors and the Q-factor is finite. Therefore, there are some cases to consider the influence of the varactor Q-factor. The  $r_{\pi}$ was calculated as the combined resistance of the equivalent parallel resistance of the bipolar (= 664  $\Omega$  constant) and the varactor (= 2.9 k $\Omega$  constant) by the simulation. Since the Q-factor and the equivalent parallel resistor of the varactors vary from 13.0 to 14.8 and from 2.0 k $\Omega$  to 2.9 k $\Omega$  according to frequency and the control voltage, the  $r_{\pi}$  varies approximately 7.5% from 501  $\Omega$  to 540  $\Omega$  with the variations of the varactors. The effect on amplitude and phase variations with the compensation technique in Fig. 5 ( $\Delta C_{in} = 1.9$  fF), which is calculated from 7.5 % variation of  $r_{\pi}$  and Eq. (10), are about 0.001 dB and 0.2° at 30 GHz. Thus, the influence of the varactor O-factor must be considered depending on the target performance of the amplitude and phase variations, and the precise amplitude and phase variations must be confirmed by the circuits simulation.



**Fig.7** Calculation results of (a) the insertion amplitude and (b) phase errors of the VGPS.

## 2.3 Phase and Amplitude Error of the VGPS by the Phase and Amplitude Variation of VGA

The phase and amplitude errors of the VGPS based on the insertion phase and gain variations of the I/Q VGA according to amplitude control are expressed as follows:

$$\varphi_{err,i} = \tan^{-1} \left( \frac{Y_i}{X_i} \right) - \varphi_{ideal,i}$$

$$A_{err,i} = \sqrt{X_i^2 + Y_i^2} / A_{ideal,i}$$

$$Y_i = (\cos \varphi_{ideal,i} + \Delta G_{I,i}) \sin \Delta \varphi_{I,i}$$

$$+ (\sin \varphi_{ideal,i})$$

$$+ \Delta G_{Q,i} \cos \Delta \varphi_{Q,i}$$

$$X_i = (\cos \varphi_{ideal,i} + \Delta G_{I,i}) \cos \Delta \varphi_{I,i}$$

$$- (\sin \varphi_{ideal,i} + \Delta G_{Q,i}) \sin \Delta \varphi_{Q,i}$$
(12)

where  $\varphi_{ideal,i}$ ,  $A_{ideal,i}$  denotes the ideal phase shift and amplitude. The phase and amplitude errors of the VGPS were calculated with and without the proposed technique at 30 GHz using Eq. (12), and a comparison of the calculation results of is shown in Fig. 7. In the calculation, the 7-bit ideal value of the gain settings for the IREFP/IREFN in I-VGA and Q-VGA (i.e.,  $\sin \theta$  for I-VGA and  $\cos \theta$  for Q-VGA) were used. Therefore, the 7-bit amplitude quantization error is included in Fig. 7. The calculated maximum amplitude error with and without the proposed technique from Fig. 7 (a)



**Fig.8** Calculation results of the RMS amplitude and phase errors of VGPS using  $\Delta C_{in}$ .

 Table 1
 Parameters of the VGA and VGPS.

Parameter	Value						
Q1-Q4	0.12 μm / 4 μm						
Q5–Q8	0.12 μm / 12 μm						
Itotal	2 mA						
L	512 pH						
$C_{var}$	27–34 fF (anode length: 1 μm, anode width: 15 μm)						



Fig. 9 Circuit configuration of the I/Q generator

were 0.38 and 0.51 dB, respectively. The maximum phase errors calculated with and without the proposed technique from Fig. 7 (b) were 1.55° and 2.99°, respectively. The proposed technique achieved a 0.13 dB and 1.44° improvement in the amplitude and phase error of VGPS, respectively.

The RMS phase shift error  $\varphi_{rms}$  and RMS amplitude error  $A_{rms}$  of an *m*-bit phase shifter owing to I/Q phase imbalance are calculated as follows:

$$\varphi_{rms} = \sqrt{\frac{\sum_{i=1}^{2^{m}} \varphi_{err,i}^{2}}{2^{m}}}$$

$$A_{rms} = \sqrt{\frac{\sum_{i=1}^{2^{m}} A_{err,i}^{2}}{2^{m}}}$$
(13)



Fig. 10 Circuit configuration of the DACs: (a) 9-bit DAC for amplitude control, (b) 7-bit DAC for phase control, and (c) 10-bit DAC for phase compensation



**Fig. 11** Photograph of the manufactured IC (size  $1600 \ \mu m \times 1150 \ \mu m$ ).

The RMS amplitude and phase errors of the VGPS due to the variation in  $\Delta C_{in}$  can be calculated using Eqs. (10), (12), and (13). The calculation results of the RMS amplitude and phase errors of VGPS by  $\Delta C_{in}$  are shown in Fig. 8.  $\Delta C_{in}$ was 6.5 fF as calculated in Fig. 5 without the proposed technique, and the calculated RMS amplitude and phase error were 0.25 dB and 1.10°, respectively. In contrast,  $\Delta C_{in}$  was



Fig. 13 Measured gain performance of the VGPS when the phase shift was controlled within  $360^{\circ}$  with  $5.625^{\circ}$  steps and the maximum gain state: (a) insertion gain, (b) amplitude error comparison with simulation at 30 GHz, (c) RMS amplitude error



**Fig. 14** Measured phase performance of the VGPS when the phase shift was controlled within 360° with 5.625° steps and the maximum amplitude state: (a) insertion phase, (b) phase error comparison with simulation at 30 GHz, (c) RMS phase error.

1.9 fF with the proposed technique, and the calculated RMS amplitude and phase error were 0.15 dB and 0.60°, respectively. The proposed technique achieved a 0.10 dB and 0.50° improvement in the RMS amplitude and phase errors, respectively. The reason why the RMS phase error and amplitude error are not zero at  $\Delta C_{in} = 0$  fF is due to the 7-bit amplitude quantization error of I/Q VGAs.

From the upper discussion, the proposed technique can reduce the variation in the insertion phase of the IQ-VGAs by controlling the varactor voltage in the input terminal of the IQ-VGAs linearly with respect to the IQ-VGAs amplitude control value. This is because the input capacitance variation of IQ-VGA can be maintained constant in any phase state. As a result, the proposed technique can achieve



**Fig.15** Measured variable gain performance. (a) Insertion amplitude (b) Attenuation characteristics at 30 GHz.

low phase and amplitude errors for the VGPS.

#### 3. Implementation

The proposed VGPS shown in Fig. 1 is implemented. Table 1 shows the device parameter of the VGA shown in Fig. 2 and the VGPS. Figure 9 shows the circuit configuration of the I/Q generator. The I/Q generator is a twostage RC polyphase filter. The resistor R is 50  $\Omega$  and the capacitance C is 106 fF, which is determined for the singlepole angular frequency of 30 GHz. Figure 10 shows the configuration of the DACs. Figure 10(a) shows the circuit configuration of the 9-bit DAC for amplitude control. The DAC consists of binary weighted NMOS current mirrors, NPN transistors  $Q_9$  and  $Q_{10}$ , and resistors  $R_p$ .  $V_c$ , which is the difference between CNT\_P and CNT\_N, is approximately  $\pm 0.2$  V. The number of bits of the amplitude control DAC is set to 9 (>  $0.4V/\Delta V_c$ :1.5mV = 266) from Eq. (3) so that 0.5dB steps amplitude resolution can be obtained within the variable range  $V_c$ . The minimum device L/W of NMOS corresponds to 3  $\mu$ m/2.4  $\mu$ m. Figure 10(b) shows the circuit configuration of the 7-bit DACs for phase control. The DACs are composed of binary weighted PMOS current mirrors. The minimum device L/W of PMOS corresponds to 2  $\mu$ m/2  $\mu$ m. This DAC determines the VGA amplitude  $(I_p - I_n)$  resolution and RMS phase and amplitude error of VGPS due to quantization error. To achieve both 0.37° RMS phase error and 0.03° RMS amplitude error due to the guantization error in the 6-bit VGPS, the number of bits of this



Fig. 16 Measured gain and phase performance of the VGPS when the phase shift is controlled within  $360^{\circ}$  with  $5.625^{\circ}$ -steps and a 23 dB attenuation state. (a) insertion gain, (b) RMS amplitude error, (c) insertion phase, (d) RMS phase error.



**Fig. 17** Phase shift performance with respect to the attenuation. (a) RMS amplitude error (b) RMS phase error.

DAC should be at least 6 bits. 1-bit for polarity reversal is added and the total DAC bit is set to 7. Figure 10 (c) shows the circuit configuration of the 10-bit DACs for phase compensation. A phase compensation DAC requires a resolution similar to that of a phase control DAC in order to avoid the influence of quantization errors set by capacitances. In the varactor shown in Sect. 2.2, 27–34.5 fF corresponds to a control voltage range of 0–0.5V. Therefore, the required voltage resolution is 3.9 mV (=  $0.5V/2^{7bit}$ ). Since it is a power supply voltage (2.5V) division type DAC, the resolution is set to 10 (> 2.5V/3.9mV = 640). The DACs are composed of R-2R ladder resistors for rail-to-rail outputs. *R* is 10 k $\Omega$  for this design.

### 4. Measurement Result

Figure 11 shows a die photograph of the VGPS fabricated using the 130 nm SiGe BiCMOS process. The chip area was 1150  $\mu$ m × 1600  $\mu$ m. The active area was 0.31 mm<sup>2</sup>. Figure 12 shows the measurement system. A probe station with GSGSG probes and a four-port network analyzer (Keysight N5247A) were used to characterize the performance of the chip. A PC provided the input code for the DAC via the serial interface in the chip. In the measurements, the ideal value of the gain settings for the DACs input code-VGA and Q-VGA (i.e., sin  $\theta$  for I-VGA and cos $\theta$  for Q-VGA) were used for the 7-bit DACs for phase control. In addition, the varactor voltage was controlled linearly with respect to

		Frequency	requency (GHz) Configuration	Gain ctrl		Phase ctrl				Gain	Power	Chin area
	Process	(GHz)		Range (dB)	Resolution (dB)	Resolution (dB)	RMS phase error (deg.)	RMS gain error (dB)	Gain variation (dB)	(dB)	consumption (mW)	(mm2)
This work	130nm SiGeBiCMOS	28-32	VGPS	23	0.5	6bit	0.75	0.19	0.8	-3.2	27.5	0.31
[14]	65nm CMOS	26-30	VGPS	16	0.5	6bit	1.5	0.25	-	14.8*	44*	0.09**
[15]	65nm CMOS	21-30	VGA&PS	24	0.75	0.8 degrees	0.88	0.16	0.5	12.2	12	0.34
[16]	130nm SiGeBiCMOS	26-28	PS	-	-	8bit/5bit	0.2/4	0.2	-	-0.5	23	0.45
[17]	90nm SiGeBiCMOS	20.5-26.5	PS	-	-	6bit	2	-	1.5	-1	10	0.12
[18]	180nm CMOS	18.1-19.9	PS	-	-	4bit	2.5	0.7	4.52	-2.75	10	0.67
[20]	65nm CMOS	32-40	PS	-	-	7bit	1.6	0.38	1.2	-17.5	0	0.14
[21]	130nm SiGeBiCMOS	26.5-29.5	PS	-	-	4bit	3.5/4.2	0.7/1.0	-	-4.4/2.3	27.5/42.5	0.71/1.15
[22]	65nm CMOS	19-23	PS	-	-	6bit	2.3	0.38	1.73	-14	0	0.64
[23]	65nm CMOS	52-64	VGPS	14.8	-	6bit	3.3	0.5	-	-5.8	18	0.40
[28]	65nm CMOS	30-32.5	VGPS	17.3	-	5bit	2.6	0.4	-	-2.8	18	0.21
[29]	65nm CMOS	20.8-25	VGPS	17.8	0.57	7bit	1.17	0.13	-	-3.5	6.6	0.13
[30]	65nm CMOS	79	VGPS	21.6	3	5bit	6.7	1.89	-	-11.4	24.7	0.14
[34]	250nm SiGeBiCMOS	8-12	PS with on/off chip calibration	-	-	7bit	2	1.6	-	-8.6	110	2.60
[35]	65nm CMOS	14.5-15	PS with on/off chip calibration	-	-	6bit	1.4	0.7	2.2	-9.7	67.1	0.72**
[36]	28nm CMOS	22-44	PS with on chip calibration	-	-	7bit	0.92	0.36	2.73	-3.1	35	0.74

 Table 2
 Comparison of vector-sum phase shifters of this and other studies

\*including additional amplifiers, \*\* estimation from chip photographs

the difference  $I_p - I_n$ , which was the same as that in Fig. 5. The current from a 2.5 V voltage supply was 11.0 mA. The power consumption was 27.5 mW.

The measured gain and phase performance of the VGPS when the phase shift was controlled within 360° with  $5.625^{\circ}$  steps and the maximum gain state (A<8:0>= 0) are shown in Figs. 13 and 14. Figures 13 (a) and 14 (a) show the insertion gain and phase, respectively. The measured average gain at 30 GHz was -1.3 dB. Figures 13 (b) and 14 (b) show a comparison between the simulated and measured results of the amplitude and phase error at 30 GHz. From Fig. 13 (b), the measured maximum amplitude error with and without the proposed technique were 0.40 and 0.48 dB, respectively. The simulated maximum amplitude error with and without the proposed technique were 0.31 and 0.40 dB, respectively. From Fig. 14 (b), the measured maximum phase errors with and without the proposed technique were 1.95° and 4.62°, respectively. The simulated maximum phase errors with and without the proposed technique were 1.73° and 4.57°, respectively. Figures 13 (b) and 14 (b) show that the simulated and measured amplitude and phase errors were almost consistent with each other. In addition, these results were in almost good agreement with the calculated maximum amplitude and phase error (0.38 dB/1.55° with the proposed technique and 0.51 dB/2.99° without the proposed technique) given in Sect. 2. Figures 13 (c) and 14 (c) show the RMS amplitude and phase error with and without the proposed technique. The proposed technique achieved measured RMS amplitude and phase errors of 0.16 dB and 0.59° at 30 GHz. In contrast, these errors were 0.22 dB and 1.32° without the proposed technique. The proposed technique achieved 0.06 dB and  $0.73^{\circ}$  improvement in the RMS amplitude and phase error, respectively. These results were in good consistent with the calculated results (0.15 dB and 0.60° with the proposed technique, and 0.25 dB and 1.10° without the proposed technique) given in Sect. 2. The measured maximum RMS amplitude and phase errors at 28–32 GHz were 0.19 dB and 0.71°, respectively, with the proposed technique.

The measured variable gain performance is shown in Fig. 15. Figure 15 (a) shows the insertion amplitude. Figure 15 (b) shows the attenuation characteristics at 30 GHz with respect to the variable gain code A<8:0> (Fig. 10 (a)). The gain control range was greater than 40 dB. The gain resolution was less than 0.5 dB when the attenuation amount was less than 27 dB. The measured gain and phase performance of the VGPS with phase compensation when the phase shift was controlled within  $360^{\circ}$  with 5.625° steps and 23 dB attenuation state (A<8:0>= 365) are shown in Fig. 16. Figure 16 (a) and 16 (b) show the insertion gain

686

and phase, respectively. The measured gain at 30 GHz was -24.3 dB. Figure 16 (c) and 16 (d) show the RMS amplitude and phase error, respectively. The measured RMS amplitude and phase errors at 30 GHz were 0.12 dB and 0.65°, respectively. The phase-shift performance with respect to the attenuation at 30GHz is shown in Fig. 17. Figure 17 (a) and 17 (b) show that the measured RMS amplitude and phase errors achieved less than 0.16 dB and 0.65° in more than 23 dB gain control range. The VGPS achieved measured RMS amplitude and phase errors of less than 0.19 dB and 0.75°, respectively, in a gain control range of 23 dB with a frequency range of 28 to 32 GHz. Table 2 shows a performance comparison of the VSPSs of this and other studies. This study achieved the lowest RMS phase error in the VGPS. A small chip size and low power consumption were also demonstrated relative to the other VSPS with calibration techniques.

#### 5. Conclusion

This study demonstrated a phase compensation technique using varactors for a VGPS based on a common emitterbased VGA. The phase control performance degenerates because the input capacitance of I/Q VGAs varies with the collector current. The proposed phase-compensation technique reduces the variation in the insertion phase of I/Q VGAs by adjusting the voltage of the varactor and maintaining the input capacitance constant in any amplitude state. Consequently, the proposed VGPS can provide low phase and amplitude errors under phase control. The Ka-band VGPS with the proposed phase compensation technique, which was fabricated in a 130-nm SiGe BiCMOS process, demonstrated 0.06 dB and 0.73° improvement of the RMS amplitude and phase error compared with the case without the compensation technique. The VGPS achieved measured RMS amplitude and phase errors of less than 0.19 dB and 0.75°, respectively, in a gain control range of 23 dB with a frequency range of 28 to 32 GHz.

#### Acknowledgments

This study was conducted under the commissioned research of the "Research and development on narrow band frequency technology using Active Electronically Scanned Array (AESA) antenna that can be installed on small aircraft" by the Ministry of Internal Affairs and Communications.

#### References

- [1] C.-N. Chen, Y.-H. Lin, L.-C. Hung, T.-C. Tang, W.-P. Chao, C.-Y. Chen, P.-H. Chuang, G.-Y. Lin, W.-J. Liao, Y.-H. Nien, W.-C. Huang, T.-Y. Kuo, K.-Y. Lin, T.-W. Huang, Y.-C. Lin, H.-C. Lu, T.-H. Tsai, and H. Wang, "38-GHz phased array transmitter and receiver based on scalable phased array modules with endfire antenna arrays for 5G MMW data links," IEEE Trans. Microw. Theory Techn., vol.69, no.1, pp.980–999, 2021. doi: 10.1109/TMTT. 2020.3035091
- [2] B. Yang, Z. Yu, R. Zhang, J. Zhou, and W. Hong, "Local oscillator

phase shifting and harmonic mixing-based high-precision phased array for 5G millimeter-wave communications," IEEE Trans. Microw. Theory Techn., vol.67, no.7, pp.3162–3173, 2019. doi: 10.1109/ TMTT.2019.2899598

- [3] Y. Wang, R. Wu, J. Pang, D. You, A.A. Fadila, R. Saengchan, X. Fu, D. Matsumoto, T. Nakamura, R. Kubozoe, M. Kawabuchi, B. Liu, H. Zhang, J. Qiu, H. Liu, N. Oshima, K. Motoi, S. Hori, K. Kunihiro, T. Kaneko, A. Shirane, and K. Okada, "A 39-GHz 64-element phased-array transceiver with built-in phase and amplitude calibrations for large-array 5G NR in 65-nm CMOS," IEEE J. Solid-State Circuits, vol.55, no.5, pp.1249–1269, 2020. doi: 10.1109/JSSC.2020.2980509
- [4] W. Zhu, J. Wang, X. Zhang, W. Lv, B. Liao, Y. Zhu, and Y. Wang, "A 24–28-GHz four-element phased-array transceiver front end with 21.1%/16.6% transmitter peak/OP1dB PAE and subdegree phase resolution supporting 2.4 Gb/s in 256-QAM for 5-G communications," IEEE Trans. Microw. Theory Techn., vol.69, no.6, pp.2854–2869, 2021. doi: 10.1109/TMTT.2021.3071600
- [5] X. Luo, J. Ouyang, Z.-H. Chen, Y. Yan, L. Han, Z. Wu, T. Yu, and K. Zheng, "A scalable Ka-band 1024-element transmit dual-circularly-polarized planar phased array for SATCOM application," IEEE Access, vol.8, pp.156084–156095, 2020. doi: 10.1109/ACCESS. 2020.3019174
- [6] S. Rasti Boroujeni, M.H. Mazaheri, S. Ituah, A. Wyrzykowska, S. Ziabakhsh, A. Palizban, G. Chen, A. El-Gouhary, K. Fereidani, M.-R. Nezhad-Ahmadi, and S. Safavi-Naeini, "A high-efficiency 27–30-GHz 130-nm Bi-CMOS transmitter front end for SATCOM phased arrays," IEEE Trans. Microw. Theory Techn., vol.69, no.11, pp.4977–4985, 2021. doi: 10.1109/TMTT.2021.3103975
- [7] G. Gültepe, T. Kanar, S. Zihir, and G.M. Rebeiz, "A 1024-element Ku-band SATCOM phased-array transmitter with 45-dBW single-polarization EIRP," IEEE Trans. Microw. Theory Techn., vol.69, no.9, pp.4157–4168, Sept. 2021. doi: 10.1109/TMTT.2021.3075678
- [8] J.A. Ortiz, J.L. Salazar-Cerreno, J.D. Díaz, R.M. Lebrón, N.A. Aboserwal, and L. Jeon, "Low-cost CMOS active array solution for highly dense X-band weather radar network," IEEE Trans. Antennas Propag., vol.68, no.7, pp.5421–5430, 2020. doi: 10.1109/TAP.2019. 2947135
- [9] K. Tang, L. Lou, T. Guo, B. Chen, Y. Wang, Z. Fang, C. Yang, W. Wang, and Y. Zheng, "A 4TX/4RX pulsed chirping phased-array radar transceiver in 65-nm CMOS for X-band synthetic aperture radar application," IEEE J. Solid-State Circuits, vol.55, no.11, pp.2970–2983, 2020. doi: 10.1109/JSSC.2020.3005809
- [10] B. Sadhu, Y. Tousi, J. Hallin, S. Sahl, S. Reynolds, O. Renstrom, K. Sjögren, O. Haapalahti, N. Mazor, B. Bokinge, G. Weibull, H. Bengtsson, A. Carlinger, E. Westesson, J.-E. Thillberg, L. Rexberg, M. Yeck, X. Gu, D. Friedman, and A. Valdes-Garcia, "7.2 A 28GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4 degree beam-steering resolution for 5G communication," 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp.128–129, 2017. doi: 10.1109/ISSCC.2017.7870294
- [11] J.D. Dunworth, A. Homayoun, B.-H. Ku, Y.-C. Ou, K. Chakraborty, G. Liu, T. Segoria, J. Lerdworatawee, J.W. Park, H.-C. Park, H. Hedayati, D. Lu, P. Monat, K. Douglas, and V. Aparin, "A 28GHz bulk-CMOS dual-polarization phased-array transceiver with 24 channels for 5G user and basestation equipment," 2018 IEEE International Solid-State Circuits Conference (ISSCC), pp.70–72, 2018. doi: 10.1109/ISSCC.2018.8310188
- [12] J. Pang, Z. Li, R. Kubozoe, X. Luo, R. Wu, Y. Wang, D. You, A.A. Fadila, R. Saengchan, T. Nakamura, J. Alvin, D. Matsumoto, A.T. Narayanan, B. Liu, J. Qiu, H. Liu, Z. Sun, H. Huang, K.K. Tokgoz, K. Motoi, N. Oshima, S. Hori, K. Kunihiro, T. Kaneko, A. Shirane, and K. Okada, "21.1 A 28GHz CMOS phased-array beamformer utilizing neutralized bi-directional technique supporting dual-polarized MIMO for 5G NR," 2019 IEEE International Solid-State Circuits Conference (ISSCC), pp.344–346, 2019. doi: 10.1109/ISSCC.2019.8662324

- [13] K. Kibaroglu, M. Sayginer, and G.M. Rebeiz, "A low-cost scalable 32-element 28-GHz phased array transceiver for 5G communication links based on a 2 × 2 beamformer flip-chip unit cell," IEEE J. Solid-State Circuits, vol.53, no.5, pp.1260–1274, 2018. doi: 10.1109/JSSC.2018.2791481
- [14] J. Park, S. Lee, D. Lee, and S. Hong, "9.8 A 28GHz 20.3%-transmitter-efficiency 1.5°-phase-error beamforming front-end IC with embedded switches and dual-vector variable-gain phase shifters," 2019 IEEE International Solid-State Circuits Conference (ISSCC), pp.176–178, 2019. doi: 10.1109/ISSCC.2019.8662512
- [15] W. Zhu, W. Lv, B. Liao, Y. Zhu, Y. Dai, P. Li, L. Zhang, and Y. Wang, "A 21 to 30-GHz merged digital-controlled high resolution phase shifter-programmable gain amplifier with orthogonal phase and gain control for 5-G phase array application," 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp.67–70, 2019. doi: 10.1109/RFIC.2019.8701785
- [16] I. Kalyoncu, A. Burak, M. Kaynak, and Y. Gurbuz, "A 26-GHz vector modulator in 130-nm SiGe BiCMOS achieving monotonic 10-b phase resolution without calibration," 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp.75–78, 2019. doi: 10.1109/RFIC.2019.8701733
- [17] J.S. Park and H. Wang, "A K-band 5-bit digital linear phase rotator with folded transformer based ultra-compact quadrature generation," 2014 IEEE Radio Frequency Integrated Circuits Symposium, pp.75–78, 2014. doi: 10.1109/RFIC.2014.6851662
- [18] Y.-T. Chang, W.-Y. Wang, and H.-C. Lu, "A 19 GHz vector-sum phase shifter using active current-mode coupler and bi-phase modulator for satellite communication," 2020 IEEE Asia-Pacific Microwave Conference (APMC), pp.988–990, 2020. doi: 10.1109/ APMC47863.2020.9331435
- [19] A. Hirai, T. Fujiwara, M. Tsuru, K. Mori, and M. Shimozawa, "Vector-sum phase shifter using a tunable active g<sub>m</sub>-C polyphase filter," IEEE Trans. Microw. Theory Techn., vol.68, no.10, pp.4091–4102, 2020. doi: 10.1109/TMTT.2020.2991738
- [20] Y. Li, Z. Duan, W. Lv, D. Pan, Z. Xie, Y. Dai, and L. Sun, "A 32-40 GHz 7-bit CMOS phase shifter with 0.38dB/1.6° RMS magnitude/phase errors for phased array systems," 2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp.319–322, 2020. doi: 10.1109/RFIC49505.2020.9218318
- [21] A. Franzese, M.H. Eissa, D. Kissinger, and A. Malignaggi, "Vector modulator phase shifters in 130-nm SiGe BiCMOS technology for 5G applications," 2021 IEEE Radio and Wireless Symposium (RWS), pp.64–66, 2021. doi: 10.1109/RWS50353.2021.9360395
- [22] W. Gao and D. Zhao, "K-band 360° passive vector modulator phase shifter with coupled line quadrature coupler and passive transistor array," 2021 IEEE MTT-S International Wireless Symposium (IWS), pp.1–3, 2021. doi: 10.1109/IWS52775.2021.9499549
- [23] T. Wu, Y. Wu, X. Zhang, Z. Xing, C. Zhao, H. Liu, Y. Yu, and K. Kang, "A 60-GHz variable gain phase shifter with 14.8-dB gain tuning range and 6-bit phase resolution across -25°C–110°C," IEEE Trans. Microw. Theory Techn., vol.69, no.4, pp.2371–2385, 2021. doi: 10.1109/TMTT.2021.3057390
- [24] Q. Zhang, C. Zhao, Y. Yu, H. Liu, Y. Wu, and K. Kang, "A Ka-band CMOS variable gain amplifier with high gain resolution and low phase variation," 2020 IEEE Asia-Pacific Microwave Conference (APMC), pp.275–277, 2020. doi: 10.1109/APMC47863.2020. 9331365
- [25] S. Lee, J. Park, and S. Hong, "A Ka-band phase-compensated variable-gain CMOS low-noise amplifier," IEEE Microw. Wirel. Compon. Lett., vol.29, no.2, pp.131–133, 2019. doi: 10.1109/LMWC. 2018.2887335
- [26] G.H. Park, J.K. Kwon, D.M. Kang, and C.S. Park, "A 60-GHz variable gain amplifier with phase-compensated variable attenuator," 2021 IEEE 20th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), pp.44–46, 2021. doi: 10.1109/ SiRF51851.2021.9383343
- [27] D.-S. Siao, J.-C. Kao, and H. Wang, "A 60 GHz low phase varia-

tion variable gain amplifier in 65 nm CMOS," IEEE Microw. Wirel. Compon. Lett., vol.24, no.7, pp.457–459, 2014. doi: 10.1109/ LMWC.2014.2316253

- [28] J. Park, G. Jeong, and S. Hong, "A Ka-band variable-gain phase shifter with multiple vector generators," IEEE Trans. Circuits Syst. II: Express Br., vol.68, no.6, pp.1798–1802, 2021. doi: 10.1109/ TCSII.2020.3046523
- [29] S. Wang, J. Park, and S. Hong, "A K-band variable-gain phase shifter based on Gilbert-cell vector synthesizer with RC–RL poly-phase filter," IEEE Microw. Wirel. Compon. Lett., vol.31, no.4, pp.393–396, 2021. doi: 10.1109/LMWC.2021.3056881
- [30] J. Jang, B. Kim, C.-Y. Kim, and S. Hong, "79-GHz Digital Attenuator-Based Variable-Gain Vector-Sum Phase Shifter With High Linearity," IEEE Microw. Wirel. Compon. Lett., vol.28, no.8, pp.693–695, 2018. doi: 10.1109/LMWC.2018.2702688
- [31] W. Yamamoto, K. Tsutsumi, T. Maruyama, T. Fujiwara, T. Hagiwara, A. Osawa, and M. Shimozawa, "A 28GHz 4-channel transmit/receive RF core-chip with highly-accurate phase shifter for high SHF wide-band massive MIMO in 5G," 2018 Asia-Pacific Microwave Conference (APMC), pp.753–755, 2018. doi: 10.23919/ APMC.2018.8617329
- [32] Y. Kim and Y. Kwon, "A 60 GHz Cascode Variable-Gain Low-Noise Amplifier With Phase Compensation in a 0.13 μm CMOS Technology," IEEE Microw. Compon. Lett., vol.22, no.7, pp.372–374, July 2012. doi: 10.1109/LMWC.2012.2199975
- [33] K.-Y. Kao, D.-R. Lu, J.-C. Kao and K.-Y. Lin, "A 60 GHz variable-gain low-noise amplifier with low phase variation," 2016 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Taipei, Taiwan, pp.1–3, 2016. doi: 10.1109/RFIT.2016. 7578185
- [34] I. Kalyoncu, E. Ozeren, A. Burak, O. Ceylan, and Y. Gurbuz, "A Phase-Calibration Method for Vector-Sum Phase Shifters Using a Self-Generated LUT," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.66, no.4, pp.1632–1642, April 2019. doi: 10.1109/TCSI.2018. 2885172
- [35] T. Maruyama, K. Tsutsumi, E. Taniguchi, and M. Shimozawa, "1.4 deg.-rms 6-bit vector-sum phase shifter calibrating I-Q generator error by VGA for high SHF wide-band massive MIMO in 5G," 2016 Asia-Pacific Microwave Conference (APMC), New Delhi, India, pp.1–4, 2016. doi: 10.1109/APMC.2016.7931448
- [36] J. Zhou, H.J. Qian, and X. Luo, "High-Resolution Wideband Vector-Sum Digital Phase Shifter With On-Chip Phase Linearity Enhancement Technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.68, no.6, pp.2457–2469, June 2021. doi: 10.1109/TCSI.2021.3063274
- [37] D. Coffing, E. Main, M. Randol, and G. Szklarz, "A variable gain amplifier with 50-dB control range for 900-MHz applications," IEEE J. Solid-State Circuits, vol.37, no.9, pp.1169–1175, 2002. doi: 10.1109/JSSC.2002.801205



Akihito Hirai received the B.S. and M.S. degree in electrical engineering from Chiba University, Chiba, Japan, in 2005 and 2007, respectively. In 2007, he joined the Mitsubishi Electric Corporation, Kanagawa, Japan. He has been engaged in research and development of silicon microwave monolithic integrated circuits.



Yuki Tsukui received the B.S. degree in electrical and electronics engineering and M.S. degree in physical electronics from the Tokyo Institute of Technology, Tokyo, Japan, in 2011 and 2013, respectively. In 2013, he joined Mitsubishi Electric Engineering Company, Limited, Kanagawa, Japan. He has been engaged in development of radio frequency integrated circuits.



**Koji Tsutsumi** received the B.E. degree in electrical engineering and M.E. degree in informatics from Kyoto University, Kyoto, Japan in 2000 and 2002, respectively. In 2002, he joined Mitsubishi Electric Corporation, Kamakura, Japan, where he has been engaged in research and development of silicon microwave monolithic integrated circuits.



**Kazutomi Mori** received the B.E., M.E., and D.E. degree in electronic engineering from Waseda University, Tokyo, Japan, in 1990, 1992, and 2001, respectively. In 1992, he joined Mitsubishi Electric Corporation, Kanagawa, Japan, where he has been engaged in the research and development of monolithic microwave integrated circuits and solid-state power amplifiers, and is currently with the Information Technology R&D Center. Dr. Mori is a senior member of the IEEE Microwave The-

ory and Techniques Society and the Institute of Electronics, Information and Communication Engineers. He was the recipient of the Young Engineer Award from IEICE in 1999 and the 54th OHM Technology Award of the Promotion Foundation for Electrical Science and Engineering of Japan in 2006.