# INVITED PAPER Special Section on Fabrication Technologies Supporting the Photonic/Nanostructure Devices **Dry Etching Technologies of Optical Device and III-V Compound Semiconductors**

**Ryuichiro KAMIMURA**†a) *and* **Kanji FURUTA**†**,** *Nonmembers*

**SUMMARY** Dry etching is one of the elemental technologies for the fabrication of optical devices. In order to obtain the desired shape using the dry etching process, it is necessary to understand the reactivity of the materials being used to plasma. In particular, III-V compound semiconductors have a multi-layered structure comprising a plurality of elements and thus it is important to first have a full understanding of the basic trends of plasma dry etching, the plasma type and the characteristics of etching plasma sources. In this paper, III-V compound semiconductor etching for use in light sources such as LDs and LEDs, will be described. Glass, LN and LT used in the formation of waveguides and MLA will be introduced as well. And finally, the future prospects of dry etching will be described briefly.

*key words: optical device, III-V compound semiconductor, dry etching, LD, LED, glass*

#### **1. Introduction**

The history of III-V compound semiconductor development goes as far back as that of optical devices. It was found that III-V compound semiconductors are capable of achieving characteristics far superior to silicon semiconductors through a combination of various selective elements. Its applications include photo-detectors, high-frequency transistors, and Solid State Lighting (SSL) such as light emitting diodes (LED) and laser diodes (LD). In addition, it has recently been observed to be useful in the field of power devices too.

Looking back on when the mass production of III-V compound semiconductors was introduced, the increasing demand for mobile phone technologies had ushered in the era of GaAs. Soon after, with the spread of LEDs for general lighting and liquid crystal display (LCD) backlights, GaN was introduced. In time, the mass production of power devices is also expected.

Figure 1 and Fig. 2 illustrate the dry etching processes of III-V compound semiconductors and optical devices.

LD: Bilayer mesa etching Vertical cavity surface emitting laser (VCSEL): Non-selective etching of multi layer substrate LED: Mesa and isolated etching of GaN, Patterned sapphire substrate (PSS) Optical fiber, Photo-detector, etc.: Formed waveguide, micro lens array (MLA)

Manuscript received June 7, 2016.

Manuscript revised September 15, 2016.



**Fig. 1** Schematic of device structure and etching part of (a) LD, (b) LED



**Fig. 2** Formation point of (a) waveguide, (b) MLA

This paper will discuss the latest trends, and the prospects of plasma dry etching technology for optical devices focusing mainly on III-V compound semiconductors.

## **2. Plasma Dry Etching**

Table 1 shows the characteristics of a plasma dry etching reaction.

Chemical etching is a result of reactions with radicals and it is isotropic. Similar to wet etching, the etching rate (E/R) and the selectivity are high while the etching damage (e.g., ion damage, charge up damage) is low. Figure 3 shows the vapor pressure curve of reaction products. For example, in the case of Al, it is observed that  $AICI<sub>3</sub>$  volatilizes at 40 degrees Celsius or higher.

On the other hand, physical etching is a method whereby a material is exposed to ion bombardment, which leads to anisotropic etching. The etching rate and the selectivity are low while the etching damage is high. However, as shown in Fig. 4, upon ion bombardment, sputtered particles will have a distribution of emission angles. As a result, it is not recommended for vertical processing through sidewall redeposition.

By using a mix of both chemical etching and physical etching to stimulate chemical reactions through ion bombardment, it is possible to control the shape of the etching.

<sup>†</sup>The authors are with ULVAC, Chigasaki-shi, 253–8543 Japan.

a) E-mail: ryuuichirou kamimura@ulvac.com DOI: 10.1587/transele.E100.C.150

	<b>Chemical etching</b>	<b>Physical etching</b>	<b>Chemical physical etching</b> + ion	
	radical ∩	$\rightarrow$ ion		
	Isotropic etching	Sputter etching Anisotropic etching	Reactive ion etching Anisotropic etching	
E/R	High	Low	Mid	
Selectivity	High	Low	Mid	
Damage	Low	High	Mid	

**Table 1** Characteristic of plasma dry etching reaction



**Fig. 3** Vapor pressure curve of reaction products



**Fig. 4** Emission angle distribution of sputtered particles, (a) Pt, (b) Mo

Subsequently, in Table 2, the volatilization temperature of the reaction products of a representative constituent element used in a compound semiconductor are recorded. It was observed that most of the materials volatilized by reacting with Cl. However, Indium (In) requires a high relativity reaction temperature of approximately 200 degrees Celsius. On the down side, it is highly likely that the surface materials As, P, and N are damaged by the compositional changes. This is due to As, P and N being much more volatile than other elements. As such, this possibility needs to be taken

**Table 2** Reaction product volatilization temperature of the III-V group element under atmospheric pressure

(a)								
Al	bp/C	Ga	bp/C	In	bp/C			
AlF <sub>3</sub>	1276	GaF <sub>3</sub>	950	InF <sub>3</sub>	>1200			
AlCl <sub>3</sub>	180	GaCl <sub>3</sub>	201	<b>InCl</b>	608			
AlBr <sub>3</sub>	255	GaBr <sub>2</sub>	279	InBr	656			
All <sub>3</sub>	382	Gal <sub>3</sub>	340	InI <sub>3</sub>				
$ $ (CH <sub>3</sub> ) <sub>3</sub> A1	127	$(CH_3)_3Ga$	56	$(CH_3)_3In$	136			
		۱b)						

As	bp/C	Р	bp/C		bp/C				
AsF <sub>3</sub>	57	PF،	$-102$	NF,	-129				
AsCl <sub>3</sub>	130	PCl <sub>2</sub>	76	NCl <sub>3</sub>	71				
AsBr <sub>3</sub>	221	PBr <sub>3</sub>	173	NBr <sub>3</sub>					
AsI <sub>3</sub>	424	PI <sub>2</sub>	227	NI,					
$*bn \cdot boiling point$									

bp : boiling point





into consideration.

The following explains etching plasma sources. With reference to Table 3, several plasma sources have been proposed. These include: Capacitive Coupled Plasma (CCP), Electron Cyclotron Resonance Plasma (ECR), Helicon Wave Plasma (HWP), Inductively Coupled Plasma (ICP), and Surface Wave Plasma (SWP).

If the sustaining discharge pressure spreads over a wide surface area, the area for processing becomes relatively large. Higher pressure means higher concentration of plasma but this will lead to a shortened mean free path and thus a decrease in the rate of ion injection. The opposite is true for lower pressure. In addition, at lower pressure, it is possible to control the plasma density by adjusting the voltage fed into the plasma source. As the electron temperature is proportionate to the temperature of the wafer, the lower the temperature of the wafer, the easier it is to control the etching process. In addition, since the plasma density is dependent on the plasma source, pressure and frequency, a wider processing area can be achieved through selection of appropriate materials. In addition, RF of stage bias performs ion drawing-in and ion energy control. In basic CCP, the plasma density and ion energy will simultaneously change by controlling the RF power on the stage bias. For this reason, it leads to ion damage. In other structures, the plasma

density and ion energy can be controlled individually and thus it is easy to control damage.

CCP and ICP have simple structures and yet allow for large processing areas. As a result, they are the more commonly used sources recently. ICP is the most widely used source especially in the etching process of optical devices. In order to optimize each process, the inductively super magnetron (ISM) and the Neutral Loop Discharge (NLD) are used as the plasma source system. The NLD plasma source and the ISM plasma source have a general characteristic of specific magnets attached to ICP structure.

#### **3. Etching of III-V Compound Semiconductors**

The ISM plasma source is used to etch III-V compound semiconductors as depicted in the schematic in Fig. 5. By aligning magnets around the STAR electrode, even at low pressure and low RF power, it is possible to steadily generate plasma and to cover a wider area of discharge pressure and RF power. This plasma source has an extensive track record of low damage processing.

First, as shown in Fig. 6, in the processing of LD, SiCl4 is commonly used as it forms a byproduct layer  $(SiCl<sub>x</sub>)$ which gives protection to the wall being etched. As a result of this etching characteristic, uniformity in the vertical direction can be achieved. Figure 7 and Fig. 8 show the dependency of the conditions in the processing of an LD using AlGaInP. When the wafer temperature is not high enough for volatilization to occur, the chemical etching characteristic is weak, and the surface will end up rough and tapered. However, by increasing the wafer temperature, uniformity in the vertical direction can be improved, thus avoiding a rough finish on the surface. In addition, the chemical etching characteristic is strong when the amount of Cl-based gas





Fig. 6 Etched profile of LD using (a) AlGaAs, (b) AlGaInP, (c) InP

is high compared to alternative gases and Ar reduces the dilution rate. As a result, the footing is large. It is necessary to optimize the wafer temperature and gas ratio in order to determine the rectangularity.

The processing of optical waveguide uses the same process gases as the laser processing. [Ho](#page-5-0)wever, when the buttjoint re-growth processing method  $[1]$  is introduced after the etching process, Si-based material may barely remain on the surface. In that case, it is possible to select gases such as  $CH<sub>4</sub>$  and HI, with exception of SiCl<sub>4</sub>, to reproduce the effect of sidewall protection. Figure 9 shows an example of the processing in the case of HI as the main gas. When the processing is performed on a mixture of mask pattern sizes, it may lead to a micro-loa[ding](#page-5-1) effect as shown by "RIE Lag" in the schematic diagram  $[2]$ . This effect becomes significant with a strong chemical etching element. However, it is impossible to completely cancel the micro-loading effect even this element is suppressed.

Figure 10 illustrates an example of VCSEL processing. Observe the formation of tapered shapes and smooth surfaces here. There are two methods. One is the method of



**Fig. 7** Temperature dependence of the AlGaInP etching



**Fig. 8** Gas flow rate ratio dependence of the AlGaInP etching



**Fig. 9** Etched profile of optical waveguide



**Fig. 10** Etched profile of VCSEL



**Fig. 11** (a) Setting diagrammatical view of EPM, and (b) image of STAR electrode

obtaining a uniform tapered shape, while gradual suppression of the side etching of each layer, is performed with a sidewall protecting effect. In this way, Critical Dimensional (CD) will be wider. It means etched shape will turn out to be bigger than mask itself. The other is the method of obtaining a tapered shape with a physical etching element while controlling the suppression of the chemical etching element and the differences in etching rate. As a result, etched shape will turn out to be smaller than mask itself. That means CD will be narrower.

On a further note, the depth of the etching can be monitored using an interferometer, which thus makes it possible to control the depth of etching. However, during the process of etching, reaction products will hinder the measurement of the interferometer. The process will also become more stable by keeping the light intensity of the interferometer constant. And in order to achieve constant light intensity, STAR electrode is used as depicted in Fig. 11. For etching of non-volatile metals, ICP plasma is not generated when a conductive film is deposited on the insulator just below the ICP antenna or above the wafer. Thus the STAR electrode was originally developed for the purpose of preventing ICP plasma from not being generated.

Also, in the case of etching an In-based material, which has a relatively high volatilization temperature and fluctuations in the etching rate as shown in Fig. 12, by maintaining the shield temperature at 200 degrees Celsius, the stability of the etching rate can be improved. This is due to the effect of the temperature fluctuations within the chamber.

The following introduces the LED processing. GaN is a material that is difficult to wet etch, making dry etching indispensable. In a typical LED structure with a p-n junction, although p-type layer mesa processing is considered to expose the n-type layer, in some circumstances there is a need for surface control such as Rough-to-Rough, Roughto-Smooth, and Smooth-to-Rough (Fig. 13) to extract more light. These surface controls can be achieved by adjusting the etching gas ratio. On the other hand, isolation processing of GaN devices uses deep dry etching of approximately 10 um vertically or reverse taper shapes using high wafer temperatures.

In recent LED technology, PSS (Patterned Sapphire Substrate) processing has become another indispensable



Fig. 12 Repeatability of the etching rate of InP



**Fig. 14** Etched profiles during PSS processing

processing method. But this processing is not for compound semiconductors. PSS is the processing of the sapphire substrate before GaN epitaxial growth. Initially, the main purpos[e wa](#page-5-2)s to reduce threading dislocation of the epitaxial film  $[3]$ . The shape and dimensions of PSS have to be opti[mize](#page-5-3)d in order to improve LEE (Light Extraction Efficiency)  $[4]$ . As shown in Fig. 14, the processed shape and the processed dimensions of PSS has been optimized through maintaining the consistency with the epitaxial technology. As the miniaturization of the dry etching technology had been advanced, optimization of PSS shape can be further improved. Photonic Crystal (PhC) is said to be the most suitable processing structure for LEE. PSS structure utilizes the theory of light scattering in order to achieve total reflection. On the other hand, PhC structure has a photonic band gap for light. For this reason a PhC structure can contr[ol th](#page-5-4)e total transmission and total reflection of light emission [5]. However, in the case of using PhC, the pattern size will be on the sub-micron order. In the application of photo-aligner, it is difficult to create PhC patterns



Fig. 15 PhC etching by single layer of nano-imprint resist



Fig. 16 PhC etching by bilayers of nano-imprint resist



**Fig. 17** EQE improvement of DUV-LED by using PhC

using lithography. Also, this method will be expensive as it requires the usage of electron beam lithography. As a result, [nano](#page-5-5)[-im](#page-5-6)print lithography is a more popular method instead [6], [7]. Nano-imprint resist is weak against plasma as it needs to maintain liquidity and releasability. Hence, high aspect processing of sapphire, which is one of the most difficult materials to etch, is unlikely to be achieved (Fig. 15). It was through collaboration with other players that a high aspect PhC process, which uses bilayer resist method, was developed. Moreover, this process [will](#page-5-7) be further evaluated for its application to LEDs (Fig. 16) [8]. Research of Deep UV-LED (DUV-LED) is being conducted in RIKEN. Figure 17 shows that improvement in [the](#page-5-8) EQE (External Quantum Efficiency) has been achieved [9]. In the future, improvement in the LEE of DUV-LED has been the most important issue, and it is highly likely that forming the technology for PhC will be more crucial than that for blue LEDs.

## **4. Etching of Glass, LN, LT**

As illustrated in Fig. 18, NLD plasma source is used to etch materials such as glass, LN  $(LiNbO<sub>3</sub>)$  and LT  $(LiTaO<sub>3</sub>)$ . This plasma source consists of top, middle and bottom coils that are vertically mounted to produce zero magnetic field where plasma is generated. Within this enclosed field, regardless of low pressure or high plasma density, low elec-





**Fig. 20** Etched profiles of (a) optical waveguides using SiO<sub>2</sub>, (b) quartz MLA

tron temperature plasma can be generated. In addition, the size of the plasma, which determines the area for etching, can be controlled through the nature of the [zero](#page-5-9) magnetic fields. This relationship is depicted in Fig.  $19 \overline{10}$ .

Figure 20 shows an example of optical waveguide processing and MLA processing of quartz. Optical waveguide processing is a deep etching processing of more than 20 um. It uses a metal mask rather than a resist mask as there is a lack of selectivity. On the other hand, MLA processing uses resist mask formed by a reflow process, and can be transferred and formed through optimal selectivity.

Figure 21 shows an example of optical waveguide processing of LN and LT. It is necessary to pay attention to the pyroelectricity of LN and LT substrates in this processing method. Upon applying high RF power, charge-up of the wafer, chucking errors and wafer cracking are likely to occur and thus the wafer is vacuum-sucked onto the stage as a result. Also, the rapid increase in wafer temperature and the distribution of the wafer temperature generate substrate warpage which leads to chucking errors and wafer cracking.



**Fig. 21** Etched profiles of optical waveguides using (a) LN, (b) LT

Therefore, specific know-how will be necessary in order to handle this kind of wafer.

### **5. Conclusions**

So far, the LED market is the largest among optical device technologies. With the rapid spread of LED lighting around the world, it is crucial to further lower their cost and to improve mass production. On the other hand, dry etching technology still has room for improvement to achieve high value-added applications in the category of Display, Automotive and DUV-LED. Moreover, it intends to contribute to the construction of a DUV-LED market by improving the properties of DUV-LEDs with PhC.

In the upcoming era of IoT (Internet of Things), handling of large amounts of information will become increasingly significant which leads to the need for more communication devices such as high-frequency transistors. It is expected that high-paced research and development of the technologies for combining different substrates to improve the characteristics of the semiconductors will be crucial as the devices that use the PhC structure will be indispensable in the world of IoT. In addition, with laser lighting and laser displays entering the spotlight, it is necessary to further develop packaging and componential technology for optical devices, especially III-V compound semiconductors.

#### **References**

- <span id="page-5-0"></span>[1] N. Inoue, H. Yagi, R, Masuyama, T. Katsuyama, Y. Yoneda, and H. Shoji, "InP-based Photodetector Monolithically Integrated with 90◦ Hybrid for 100 Gbit/s Compact Coherent Receivers," SEI TECHNI-CAL REVIEW · NUMBER 79 · OCTOBER 2014 · 71.
- <span id="page-5-1"></span>[2] [C. Hedlund, H.-O. Blom, and S. Berg, "Microloading e](http://dx.doi.org/10.1116/1.578990)ffect in reactive ion etching," J. Vac. Sci. Technol. A, vol.12, no.4, 1962, 1994.
- <span id="page-5-2"></span>[3] K. Tadatomo, H. Okagawa, Y. Ohuchi, T. Tsunekawa, Y. Imada, M. Kato, and T. Taguchi, "High Output Power InGaN Ultraviolet Light-Emitting Diodes Fabricated on Patterned Substrates Us[ing Metalorganic Vapor Phase Epitaxy," Jpn. J. Appl. Phys., vol.40,](http://dx.doi.org/10.1143/jjap.40.l583) pp.L583–L585, 2001.
- <span id="page-5-3"></span>[4] M. Yamada, T. Mitani, Y. Narukawa, S. Shioji, I. Niki, S. Sonobe, K. Deguchi, M. Sano, and T. Mukai, "InGaN-Based Near-Ultraviolet and Blue-Light-Emitting Diodes with High External Quantum Effi[ciency Using a Patterned Sapphire Substrate and a Mesh Electrode,"](http://dx.doi.org/10.1143/jjap.41.l1431) Jpn. J. Appl. Phys., vol.41, pp.L1431–L1433, 2002.
- <span id="page-5-4"></span>[5] S. Noda and M. Imada, "2D Photonic Crystal Surface-Emitting Laser Using Triangular-Lattice Structure," IEICE Trans. Electron., vol.E85-C, no.1, pp.45–51, 2002.
- <span id="page-5-5"></span>[6] [Y.](http://dx.doi.org/10.1002/pssc.200983481) [Nariyuki,](http://dx.doi.org/10.1002/pssc.200983481) [M.](http://dx.doi.org/10.1002/pssc.200983481) [Matsumoto,](http://dx.doi.org/10.1002/pssc.200983481) [T.](http://dx.doi.org/10.1002/pssc.200983481) [Noda,](http://dx.doi.org/10.1002/pssc.200983481) [K.](http://dx.doi.org/10.1002/pssc.200983481) [Nishino,](http://dx.doi.org/10.1002/pssc.200983481) [Y.](http://dx.doi.org/10.1002/pssc.200983481) [Naoi,](http://dx.doi.org/10.1002/pssc.200983481) [S.](http://dx.doi.org/10.1002/pssc.200983481) [Sakai,](http://dx.doi.org/10.1002/pssc.200983481)

A. Fukano, and S. Tanaka, "Evaluation and re-growth of p-GaN on [nano-patterned GaN on sapphire substrate," Physica status solidi \(c\)](http://dx.doi.org/10.1002/pssc.200983481) Special Issue: 8th International Conference on Nitride Semiconductors (ICNS-8), vol.7, no.7-8, pp.2121–2123, July 2010.

- <span id="page-5-6"></span>[7] [H. Shinohara, T. Tashiro, T. Ookawa, and H. Nishihara, "High-](http://dx.doi.org/10.1541/ieejsmas.132.235)Throughput UV Nanoimprint Process Using Flexible Resin Mold for High-Brightness Light-Emitting Diodes," IEEJ Transactions on Sensor and Micromachines, vol.132, no.8, pp.235–239, 2012.
- <span id="page-5-7"></span>[8] Y. Kashima, E. Matsuura, S. Shimatani, M. Kokubo, T. Tashiro, T. Ookawa, R. Kamimura, Y. Osada, S. Fujikawa, and H. Hirayama, "The micro machining process technology of nano imprint and dry etching to improve the efficiency of nitride LED," IEICE Technical Report, LQE2014-107, Nov. 2014.
- <span id="page-5-8"></span>[9] S. Fujikawa, H. Hirayama, Y. Kashima, H. Nishihara, T. Tashiro, T. Ohkawa, S.W. Youn, and H. Takagi, "Improvement of light extraction efficiency of AlGaN deep-UV LED using 2-dimensional photonic crystal (2D-PhC)," 4th International Symposium on Growth of III-Nitrides, St. Petersburg, Russia, no.Mo-2o, July 2012.
- <span id="page-5-9"></span>[10] W. Chen, K. Sugita, Y. Morikawa, S. Yasunami, T. Hayashi, and T. Uchida, "Application of magnetic neutral loop discharge plasma in deep silica etching," J. Vac. Sci. Technol. A, vol.19, no.6, pp.2936– 2940, Nov./Dec. 2001.



**Ryuichiro Kamimura** received the M.Eng. degree in Mechanical engineering from Kagoshima University, Kagoshima, Japan, in 1998. Currently, he is a Manager at the Institute for Semiconductor Technologies and Research & Development Department, ULVAC, Chigasaki, Japan. He has since been working on the development of dry etching processing technology for compound semiconductors and MEMS, and also on the development of the integration technology for the CVD and sputtering.



**Kanji Furuta** recieved the M.Eng. degree in Materials Science and Engineering from Nara Institute of Science and Technology, Nara, Japan, in 2008. Currently, he is a Senior Engineer at the Institute for Semiconductor Technologies, ULVAC, Chigasaki, Japan. He has since been working on the development of dry etching processing technology for compound semiconductors and MEMS.