

Heteroepitaxial Growth of GaAs/Ge Buffer Layer on Si for Metamorphic InGaAs Lasers*

Ryo NAKAO^{†,††a)}, Masakazu ARAI^{†,††}, *Nonmembers*, Takaaki KAKITSUKA^{†,††},
and Shinji MATSUO^{†,††}, *Members*

SUMMARY We demonstrate heteroepitaxial growth of GaAs/Ge buffer layers for fabricating 1.3- μm range metamorphic InGaAs-based multiple quantum well (MQW) lasers in which the Ge buffer layer is grown using a metal-organic Ge precursor, iso-butyl germane, in a conventional metal-organic vapor phase epitaxy reactor. This enables us to grow Ge and GaAs buffer layers in the same reactor seamlessly. Transmission electron microscopy and X-ray diffraction analyses indicate that dislocations are well confined at the Ge/Si interface. Furthermore, thermal-cycle annealing significantly improves crystalline quality at the GaAs/Ge interface, resulting in higher photoluminescence intensity from the MQWs on the buffer layers.
key words: heteroepitaxial growth, Ge buffer, MOVPE, Si substrate

1. Introduction

As silicon is an inefficient light source material because of its indirect bandgap, integration of III-V compound semiconductor materials (e.g. GaAs, InP, and their alloys) is seen as a way of realizing highly integrated photonic circuits. Direct growth of high-quality III-V layers on Si substrate is the key to low-cost and large-scale fabrication of efficient light sources in photonic integrated circuits. However, a major issue has been high-density dislocations in the III-V layer on Si due to the lattice constant mismatch ($\sim 4\%$ with GaAs, $\sim 8\%$ with InP). To avoid this problem, Ge buffer layers have been placed between the GaAs layer and Si substrate because the lattice constants of Ge and GaAs are almost the same [1]–[7], while epitaxial growth of Ge layers on Si substrate has been studied in connection with fabrication of photodetectors [8]–[10]. This method is compatible with the standard silicon-based complementary metal-oxide-semiconductor (CMOS) process. A lot of effort has gone into reducing the threading dislocation density (TDD) of Ge epitaxial layers on Si substrate by using selective area growth [10]–[12], cyclic annealing [10], [12], etc.; the TDD has been reduced from $\sim 10^9$ to $\sim 10^7$ cm^{-2} or less. Moreover, GaAs layers on Ge have also been widely studied. GaAs-on-Ge-based high-efficiency photovoltaics for space applications have been developed [13], [14]. Furthermore, several research groups have developed laser diodes

(LDs) on Si substrate by using Ge buffer layers with InAs quantum dots (QDs) [3], [5]–[7]. These LDs exhibited high output power with a relatively long cavity around 1 mm [3], [7], which is suitable for use in conjunction with modulators. However, for datacom applications, it is crucial to reduce the cavity length so that the LDs can be used as directly modulated LDs (DMLs) in order to suppress power consumption and to enhance bandwidth. Indeed, DMLs with cavity lengths less than 200 μm are widely used in this application [15], [16]. In this context, we have to develop multiple quantum well (MQW) lasers on Si because there are difficulties shortening the cavity length of the QD lasers due to their small modal volume.

For datacom applications with a 2-km reach, it is important to develop 1.3- μm range lasers with single mode lasing. One candidate is an InP-based MQW laser on Si. However, the large lattice constant mismatch of $\sim 8\%$ makes it difficult to achieve high-quality active layers. To overcome this problem, we have proposed an InGaAs-based MQW LD structure using a GaAs/Ge buffer layer on Si substrate, as shown in Fig. 1. To elongate the emission wavelength of the MQWs to 1.3 μm , the GaAs/Ge/Si structure incorporates an InGaAs metamorphic buffer layer. The details of the metamorphic buffer and performance of the LDs on GaAs substrate are described elsewhere [17]–[19].

In this paper, we describe heteroepitaxial growth of GaAs/Ge layers on Si substrate by using metal organic vapor phase epitaxy (MOVPE) system that is used for making commercial lasers. Note that all of the previous LDs on GaAs/Ge/Si structures were grown using different equipment; chemical vapor deposition (CVD) for the Ge buffer layer growth and molecular beam epitaxy (MBE) for the AlGaAs/GaAs. When we use a conventional MOVPE reactor, sometimes it is difficult to introduce monogermane (GeH_4) widely used in CVD system as a Ge precursor since GeH_4 is a self-decomposable and explosive material. There are some reports on using metal-organic Ge precursors such as tert-butyl germane [20] and iso-butyl germane (IBGe) [21]–[23]; these materials can be easily introduced into MOVPE systems. We used IBGe as a precursor to fabricate Ge buffer layers and conventional precursors (TEGa, TMIIn, and AsH_3) for III-V compound semiconductors. We obtained a low TDD Ge buffer layer by employing post-growth annealing. Cyclic annealing improved the crystalline quality of the interface between the GaAs and Ge buffer layers. These growth and annealing tech-

Manuscript received November 2, 2017.

Manuscript revised February 16, 2018.

*This is an original article.

[†]The authors are with NTT Device Technology Laboratories, NTT Corporation, Atsugi-shi, 243-0198 Japan.

^{††}The authors are with NTT Nanophotonics Center, NTT Corporation, Atsugi-shi, 243-0198 Japan.

a) E-mail: nakao.ryo@lab.ntt.co.jp

DOI: 10.1587/transele.E101.C.537




Fig. 1 Proposed LD structure

niques enabled us to obtain strong photoluminescence from InGaAs/GaAs MQWs on Si substrate.

2. Experiment

The Ge and GaAs buffer layer were grown on Si substrate in a MOVPE system. To avoid generating antiphase domains (APDs), we used a 2° Si (100) substrate with several degrees (4 or 6°) of misorientation toward the [111] direction [24]–[26]. Before MOVPE growth, the Si substrate was dipped into diluted HF solution to remove the native oxide. It was put into the MOVPE reactor immediately after that.

The growth sequence for the Ge and GaAs buffer layers is illustrated in Fig. 2. The sequence consists of three parts; (1) thermal cleaning, (2) 1st and 2nd Ge buffer layer growth and annealing, and (3) GaAs buffer layer growth. The thermal cleaning of the substrate was performed above 900°C at 70 torr in an H₂ atmosphere for 20 min to remove the remaining native oxide and form a double-stepped Si surface. After thermal cleaning, the substrate was cooled down to 400°C and the 1st 600-nm-thick Ge buffer layer was grown using IBGe. This relatively low growth temperature for the 1st Ge buffer layer was chosen in order to suppress three-dimensional growth. The grown Ge buffer layer was annealed for 20 mins at various temperatures ranging from 650 to 880°C in an H₂ atmosphere. After that, Ge buffer layer growth and annealing were performed again. A GaAs buffer layer was then grown on the Ge buffer layer at 500°C. AsH₃ and TEGa were used as the group V and III material sources, respectively. AsH₃ was introduced into the MOVPE reactor 5 mins prior to GaAs growth in order to make an As-terminated Ge layer surface.

After the GaAs/Ge buffer layer growth, we conducted thermal cycle annealing (TCA) to enhance dislocation bending and annihilation [27]–[29]. Moreover, we grew InGaAs/GaAs MQWs on the GaAs/Ge buffer layer to estimate the crystalline quality from their photoluminescence (PL).

The surface morphologies of the Ge and GaAs buffer layers were characterized by scanning electron microscopy




Fig. 2 Growth sequence of Ge and GaAs buffer layers

(SEM) and atomic force microscopy (AFM). To estimate the threading dislocation densities, X-ray diffraction (XRD), XRD reciprocal space mapping (XRD-RSM), X-ray rocking curve (XRC), and etch pit observations were performed. Cross-sectional transmission electron microscopy (TEM) was used to observe the dislocations. Room temperature (RT) PL measurements were performed for characterizing the optical properties of InGaAs/GaAs MQWs on the buffer layers.

3. Results and Discussion

3.1 Ge Buffer Layer Growth and Annealing

We examined the crystalline quality of the Ge buffer layer grown on Si substrate. Figure 3 shows a 5- μ m-square AFM image of the as-grown Ge layer on the 6°-misoriented Si (100) substrate. Stripe-shaped surface roughness parallel to the [0 $\bar{1}$ 1] direction can be observed; the root-mean-square (RMS) surface roughness was 5.7 nm. The direction was perpendicular to misorientation direction. The angle of the stripe from the substrate surface was 6.1 \pm 0.3°. This angle is almost the same as the substrate misorientation angle. For comparison, we grew a Ge layer on a misoriented Ge (100) substrate. In this case, stripe-shaped surface roughness was also observed on the Ge layer surface grown at the same temperature. However, step bunching was not observed when the growth temperature was 600°C or higher. This means that the roughness was mainly due to not dislocation, but rather step bunching.

Figure 4 shows bird-eye-view SEM images and corresponding AFM images of the as-grown and annealed Ge buffer layers. The bunched surface mentioned above was also observed on the as-grown surface by SEM. After 20-min of annealing, the surface roughness of the Ge layer was




Fig. 3 AFM image of grown Ge buffer layer on 6°-misoriented Si substrate (a) plan view and (b) cross section

reduced.

Figure 5 shows the measured XRC curves of the Ge buffer layer at different annealing temperatures. The full-width at half-maximum (FWHM) value of the as-grown Ge layer was 910 arcsec. After annealing, the FWHM values dramatically decreased to below 300 arcsec. This means that the threading dislocation density (TDD) decreased because of the post growth annealing. We estimated the TDDs of these Ge layers from the FWHM of the XRCs [30]. The relationship between FWHM and TDD is roughly

$$TDD = \left(\frac{\beta}{3b}\right)^2, \tag{1}$$

where β and b are the FWHM and Burgers vector, respectively. Supposing a 60° dislocation as a threading dislocation, Burgers vector can be calculated as $b = a/\sqrt{2}$ (a is the lattice constant of buffer layer). Figure 6 shows the relationship between the annealing temperature and estimated TDD. The surface roughness values measured by AFM are also plotted. The as-grown Ge layer had a TDD of $1.4 \times 10^9 \text{ cm}^{-2}$. When the annealing temperature was 770 and 880°C, the estimated TDD was below 10^8 cm^{-2} . The largest reduction in TDD, $7.6 \times 10^7 \text{ cm}^{-2}$, occurred at 770°C. The




Fig. 4 Bird-eye view SEM images of (a) as-grown and annealed Ge buffer layer at (b) 650, (c) 770, and (d) 880°C. Insets are 5-μm-square AFM images.

770°C-annealed Ge buffer layer had the smallest surface roughness, 1.1 nm.

We also measured omega-2theta (004) XRD as shown in Fig. 7 (a). Since the TDD of the as-grown Ge layer was quite high, its diffracted peak was broad. By increasing the annealing temperature, the peak narrowed and shifted




Fig. 5 XRC curves for various annealing temperatures.




Fig. 6 RMS roughness and estimated TDD for various annealing temperatures. An annealing temperature of 0°C means as-grown.

toward a wider angle. This means that the crystalline quality of the Ge layer was improved and tensile strain was induced by the thermal expansion coefficient mismatch and the temperature difference. When the annealing temperature was 880°C, the Ge diffracted peak was asymmetric; the XRD intensity gently decayed at wider angles. We assumed that this was due to intermixing of Si and Ge atoms at their interface. Similar results are also observed in $(\bar{2}\bar{2}4)$ reciprocal space maps (RSMs) as shown in Fig. 7 (b)–(e). Due to the tensile strain caused by thermal expansion coefficient mismatch and/or layer tilt, the Ge layer's diffraction spots are plotted above the lines, which represent full relaxation. When the annealing temperature was 770°C, the maximum shrinkage of the Ge layer's diffraction spots was observed. From these results, we concluded that 770°C is the optimized annealing temperature to improve crystalline quality.

To reduce surface roughness, we performed a second Ge buffer layer growth and annealing. Figure 8 (a) and (b) show 5- μm -square AFM images of the Ge buffer layer before and after the 2nd growth and annealing. The RMS surface roughness was reduced, from 1.1 nm to 0.64 nm, as




Fig. 7 (004) XRD curves at various annealing temperatures (a) and $(\bar{2}\bar{2}4)$ RSMs of (b) as-grown and annealed Ge buffer layer at (c) 650, (d) 770, and (e) 880°C. Lines in (b)–(e) represent full relaxation.

a result of the 2nd Ge buffer layer growth and annealing. This small level of roughness is suitable for GaAs growth on the surface. We also measured the etch pit density (EPD) of the Ge buffer layer. $\text{CH}_3\text{COOH} : \text{HNO}_3 : \text{HF} : \text{I}_2 = 67 \text{ mL} : 20 \text{ mL} : 10 \text{ mL} : 30 \text{ mg}$ etchant was used to reveal any threading dislocations [10]. The AFM image of the etched Ge surface is shown in Fig. 8 (c). The EPD was $7.5 \pm 1.4 \times 10^7 \text{ cm}^{-2}$. This value is close to the TDD estimated by using XRC as mentioned above.

3.2 GaAs Buffer Layer Growth and Annealing

A GaAs buffer layer was grown on the Ge buffer layer using AsH_3 and TEGa at 500°C. AsH_3 was introduced 5 min prior to TEGa in order to make an As-terminated Ge surface. Figure 9 shows a cross-sectional TEM image of grown GaAs/Ge layers on Si substrate. As shown in this image, many dislocations appear at the Ge/Si interface. The




Fig. 8 AFM images of annealed Ge buffer surface. (a) Before 2nd growth and annealing, (b) after 2nd growth and annealing, and (c) after 2nd growth and annealing with etching by $\text{CH}_3\text{COOH}:\text{HNO}_3:\text{HF}:\text{I}_2$.

dislocations are terminated within a very thin Ge layer just above the interface and only a small fraction of them propagate toward the GaAs/Ge interface. However, a large number of dislocations were generated at GaAs/Ge interface even though their lattice constants are almost the same.

To eliminate dislocations at the GaAs/Ge interface, we




Fig. 9 Cross-sectional TEM image of as-grown GaAs/Ge/Si structure.




Fig. 10 Temperature history during TCA and GaAs overgrowth process of GaAs/Ge/Si structure.

performed five cycles of TCA in the MOVPE reactor after growth of a 100-nm-thick GaAs layer on the Ge buffer layer. After TCA, the GaAs layer was overgrown on the buffer layers. Figure 10 shows the temperature history during TCA as measured by a pyrometer on the MOVPE reactor. The highest and lowest temperatures were 800 and 500°C, respectively. Figure 11 shows a cross-sectional TEM image of the GaAs/Ge layers after performing TCA. The dislocations between the Ge and GaAs layers were efficiently suppressed.

InGaAs/GaAs MQWs were grown in the MOVPE reactor after the TCA and GaAs overgrowth. Figure 12 shows a cross-sectional TEM image of the MQW grown on the GaAs/Ge/Si structure with TCA. The MQW was correctly constructed with an InGaAs well and GaAs barrier layers. Figure 13 shows the PL spectra from the MQWs on the buffer layers with and without TCA. The PL spectrum from MQWs on a GaAs substrate is plotted as a reference. All samples were excited with a 532-nm YAG laser. PL




Fig. 11 Cross-sectional TEM image of cyclic annealed GaAs/Ge/Si structure.




Fig. 12 Cross-sectional TEM image of MQW grown on GaAs/Ge/Si structure with TCA.




Fig. 13 PL spectra from MQWs on GaAs/Ge/Si structure. The PL spectrum from MQWs on a GaAs substrate is plotted as a reference.

peak intensity increased by a factor of three as a result of using TCA. This result indicates that wavelengths were different. This might be caused by the different strain, composition, or thickness in the MQWs. The PL peak intensity

of the MQWs on GaAs/Ge/Si with TCA was 11% of that of the MQWs on the GaAs substrate. This means that some dislocations penetrated the MQW on the GaAs/Ge buffer layer. The introduction of TCA could make the GaAs/Ge/Si structure suitable as a buffer layer for LDs. However, for high-performance (high-speed, high-reliability) LDs, further improvements in the buffer layer using dislocations filters (e.g. strained layer superlattices [27], [31]–[33] or aspect ratio trapping [5], [34]–[36]) are necessary.

The GaAs/Ge buffer layer seems to be a good candidate for fabrication of LD structures on Si substrate. Our next challenge to developing MQW LDs emitting at $1.3 \mu\text{m}$ is growth of a metamorphic InGaAs buffer layer on the GaAs/Ge layers. Since all metamorphic InGaAs LDs were grown on on-axis GaAs (100) substrate [17]–[19], it is necessary to develop techniques that enable us to grow metamorphic InGaAs layers on misoriented substrates or anti-phase-domain-free GaAs layers on on-axis Si substrates.

4. Conclusions

We demonstrated MOVPE growth of GaAs/Ge buffer layers on Si substrate by using GaAs/Ge and Ge grown in the same MOVPE reactor, as an efficient manufacturing process.

The Ge buffer layer that was grown by MOVPE at low temperature (400°C) had a very rough surface due to step bunching and a high density of threading dislocations ($\sim 10^9 \text{ cm}^{-2}$ as estimated by XRC). By conducting post-growth annealing in an H_2 ambient in the MOVPE reactor, the surface roughness and TDD were suppressed. After growth of the second Ge buffer layer and annealing, the surface roughness and EPD were 0.64 nm and $7.6 \times 10^7 \text{ cm}^{-2}$, respectively.

The GaAs layer on the Ge buffer layer was also characterized. The cross-sectional TEM images revealed high-density dislocations at the interface between the as-grown GaAs and Ge layer. TCA effectively suppressed the dislocations, and it increased the photoluminescence intensity from the MQWs on the top of the GaAs/Ge buffer layers by a factor of three.

These results suggest that MOVPE-grown GaAs/Ge/Si structures are well-suited for integrating light sources on Si substrate.

References

- [1] Y. Bogumilowicz, J.M. Hartmann, R. Cipro, R. Alcotte, M. Martin, F. Bassani, J. Moeyaert, T. Baron, J.B. Pin, X. Bao, Z. Ye, and E. Sanchez, "Anti-phase boundaries-Free GaAs epilayers on 'quasi-nominal' Ge-buffered silicon substrates," *Appl. Phys. Lett.*, vol.107, no.21, p.212105, Nov. 2015.
- [2] D. Bordel, D. Guimard, M. Rajesh, M. Nishioka, E. Augendre, L. Clavelier, and Y. Arakawa, "Growth of InAs/GaAs quantum dots on germanium-on-insulator-on-silicon (GeOI) substrate with high optical quality at room temperature in the $1.3 \mu\text{m}$ band," *Appl. Phys. Lett.*, vol.96, no.4, p.043101, Jan. 2010.
- [3] A.Y. Liu, C. Zhang, J. Norman, A. Snyder, D. Lubyshv, J.M. Fastenau, A.W.K. Liu, A.C. Gossard, and J.E. Bowers, "High performance continuous wave $1.3 \mu\text{m}$ quantum dot lasers on silicon,"

- Appl. Phys. Lett., vol.104, no.4, p.041104, Jan. 2014.
- [4] M. Rajesh, K. Tanabe, S. Kako, K. Kawaguchi, M. Nishioka, and Y. Arakawa, "Metal organic chemical vapor deposition growth of high density InAs/Sb:GaAs quantum dots on Ge/Si substrate and its electroluminescence at room temperature," *Jpn. J. Appl. Phys.*, vol.53, no.4S, p.04EH05, Feb. 2014.
 - [5] J.Z. Li, J.M. Hydrick, J.S. Park, J. Li, J. Bai, Z.Y. Cheng, M. Carroll, J.G. Fiorenza, A. Lochtefeld, W. Chan, and Z. Shellenbarger, "Monolithic Integration of GaAs/InGaAs Lasers on Virtual Ge Substrates via Aspect-Ratio Trapping," *J. Electrochem. Soc.*, vol.156, no.7, pp.H574–H578, May 2009.
 - [6] A.Y. Liu, S. Srinivasan, J. Norman, A.C. Gossard, and J.E. Bowers, "Quantum dot lasers for silicon photonics [Invited]," *Photonics Res.*, vol.3, no.5, pp.B1–B9, July 2015.
 - [7] A.Y. Liu, R.W. Herrick, O. Ueda, P.M. Petroff, A.C. Gossard, and J.E. Bowers, "Reliability of InAs/GaAs Quantum Dot Lasers Epitaxially Grown on Silicon," *IEEE J. Sel. Topics Quantum Electron.*, vol.21, no.6, p.1900708, Nov./Dec. 2015.
 - [8] Z. Huang, J. Oh, and J.C. Campbell, "Ge on Si photodiodes for Si CMOS monolithic optical receivers," *ECS Trans.*, vol.3, no.39, pp.1–10, 2007.
 - [9] J. Wang and S. Lee, "Ge-Photodetectors for Si-Based Optoelectronic Integration," *Sensors*, vol.11, no.1, pp.696–718, Jan. 2011.
 - [10] H.-C. Luan, D.R. Lim, K.K. Lee, K.M. Chen, J.G. Sandland, K. Wada, and L.C. Kimerling, "High-quality Ge epilayers on Si with low threading-dislocation densities," *Appl. Phys. Lett.*, vol.75, no.19, pp.2909–2911, Nov. 1999.
 - [11] T.A. Langdo, C.W. Leitz, M.T. Currie, E.A. Fitzgerald, A. Lochtefeld, and D.A. Antoniadis, "High quality Ge on Si by epitaxial necking," *Appl. Phys. Lett.*, vol.76, no.25, pp.3700–3702, June 2000.
 - [12] J.M. Hartmann, A. Abbadie, A.M. Papon, P. Holliger, G. Rolland, T. Billon, J.M. Fédéli, M. Rouvière, L. Vivien, and S. Laval, "Reduced pressure–chemical vapor deposition of Ge thick layers on Si(001) for 1.3–1.55- μm photodetection," *J. Appl. Phys.*, vol.95, no.10, pp.5905–5913, May 2004.
 - [13] P.A. Iles, Y.-C.M. Yeh, F.H. Ho, C.-L. Chu, and C. Cheng, "High-efficiency (> 20% AM0) GaAs solar cells grown on inactive-Ge substrates," *IEEE Electron Device Lett.*, vol.11, no.4, pp.140–142, April 1990.
 - [14] S.P. Tobin, S.M. Vernon, C. Bajgar, V.E. Haven, L.M. Geoffroy, and D.R. Lillington, "High-efficiency GaAs/Ge monolithic tandem solar cells," *IEEE Electron Device Lett.*, vol.9, no.5, pp.256–258, May 1988.
 - [15] W. Kobayashi, T. Ito, T. Yamanaka, T. Fujisawa, Y. Shibata, T. Kurosaki, M. Kohtoku, T. Tadokoro, and H. Sanjoh, "50-Gb/s direct modulation of a 1.3- μm InGaAlAs-based DFB laser with a ridge waveguide structure," *IEEE J. Sel. Topics Quantum Electron.*, vol.19, no.4, p.1500908, July 2013.
 - [16] K. Nakahara, Y. Wakayama, T. Kitatani, T. Taniguchi, T. Fukamachi, Y. Sakuma, and S. Tanaka, "Direct Modulation at 56 and 50 Gb/s of 1.3- μm InGaAlAs Ridge-Shaped-BH DFB Lasers," *IEEE Photonics Technol. Lett.*, vol.27, no.5, pp.534–536, March 2015.
 - [17] M. Arai, K. Nakashima, T. Fujisawa, T. Tadokoro, W. Kobayashi, M. Yuda, and Y. Kondo, "High-temperature operation of 1.26- μm ridge waveguide laser with InGaAs metamorphic buffer on GaAs substrate," *IEEE J. Sel. Topics Quantum Electron.*, vol.15, no.3, pp.1–7, June 2009.
 - [18] M. Arai, W. Kobayashi, and M. Kohtoku, "1.3- μm Range Metamorphic InGaAs Laser With High Characteristic Temperature for Low Power Consumption Operation," *IEEE J. Sel. Topics Quantum Electron.*, vol.19, no.4, p.1502207, July 2013.
 - [19] R. Nakao, M. Arai, W. Kobayashi, T. Yamamoto, and S. Matsuo, "1.3- μm InGaAs MQW Metamorphic Laser Diode Fabricated With Lattice Relaxation Control Based on In Situ Curvature Measurement," *IEEE J. Sel. Topics Quantum Electron.*, vol.21, no.6, p.1501407, Nov./Dec. 2015.
 - [20] K. Suda, S. Ishihara, N. Sawamoto, H. Machida, M. Ishikawa, H. Sudoh, Y. Ohshita, and A. Ogura, "Ge homoepitaxial growth by metal–organic chemical vapor deposition using t-C₄H₉GeH₃," *Jpn. J. Appl. Phys.*, vol.53, no.11, p.110301, Oct. 2014.
 - [21] E. Woelk, D.V. Shenai-Khatkhate, R.L. DiCarlo, A. Amamchyan, M.B. Power, B. Lamare, G. Beaudoin, and I. Sagnes, "Designing novel organogermanium OMVPE precursors for high-purity germanium films," *J. Cryst. Growth*, vol.287, no.2, pp.684–687, Jan. 2006.
 - [22] G. Attolini, J.S. Ponraj, C. Frigeri, E. Buffagni, C. Ferrari, N. Musayeva, R. Jabbarov, and M. Bosi, "MOVPE growth and characterization of heteroepitaxial germanium on silicon using iBuGe as precursor," *Appl. Surf. Sci.*, vol.360, pp.157–163, Jan. 2016.
 - [23] R. Jakomin, G. Beaudoin, N. Gogneau, B. Lamare, L. Largeau, O. Mauguin, and I. Sagnes, "P and n-type germanium layers grown using iso-butyl germane in a III-V metal-organic vapor phase epitaxy reactor," *Thin Solid Films*, vol.519, no.13, pp.4186–4191, April 2011.
 - [24] A.C. Lin, M.M. Fejer, and J.S. Harris, "Antiphase domain annihilation during growth of GaP on Si by molecular beam epitaxy," *J. Cryst. Growth*, vol.363, pp.258–263, Jan. 2013.
 - [25] T. Soga, H. Nishikawa, T. Jimbo, and M. Umeno, "Characterization of antiphase domain in GaP on misoriented (001) Si substrate grown by metalorganic chemical vapor deposition," *Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol.32, no.11 A, pp.4912–4915, Nov. 1993.
 - [26] M. Kawabe and T. Ueda, "Self-annihilation of antiphase boundary in GaAs on Si(100) grown by molecular beam epitaxy," *Jpn. J. Appl. Phys.*, vol.26, no.110, pp.L944–L946, June 1987.
 - [27] H. Okamoto, Y. Watanabe, Y. Kadota, and Y. Ohmachi, "Dislocation Reduction in GaAs on Si by Thermal Cycles and InGaAs/GaAs Strained-Layer Superlattices," *Jpn. J. Appl. Phys.*, vol.26, no. Part 2, no.12, pp.L1950–L1952, Dec. 1987.
 - [28] Y. Yamamoto, P. Zaumseil, T. Arguirov, M. Kittler, and B. Tillack, "Low threading dislocation density Ge deposited on Si (100) using RPCVD," *Solid. State. Electron.*, vol.60, no.1, pp.2–6, June 2011.
 - [29] M. Yamaguchi, M. Tachikawa, Y. Itoh, M. Sugo, and S. Kondo, "Thermal annealing effects of defect reduction in GaAs on Si substrates," *J. Appl. Phys.*, vol.68, no.9, pp.4518–4522, June 1990.
 - [30] J.E. Ayers, L.J. Schowalter, and S.K. Ghandhi, "Post-growth thermal annealing of GaAs on Si(001) grown by organometallic vapor phase epitaxy," *J. Cryst. Growth*, vol.125, no.1–2, pp.329–335, Nov. 1992.
 - [31] M.A. Tischler, T. Katsuyama, N.A. El-Masry, and S.M. Bedair, "Defect reduction in GaAs epitaxial layers using a GaAsP-InGaAs strained-layer superlattice," *Appl. Phys. Lett.*, vol.46, no.3, pp.294–296, Feb. 1985.
 - [32] S.M. Bedair, T.P. Humphreys, N.A. El-Masry, Y. Lo, N. Hamaguchi, C.D. Lamp, A.A. Tuttle, D.L. Dreifus, and P. Russell, "Defect reduction in GaAs grown by molecular beam epitaxy using different superlattice structures," *Appl. Phys. Lett.*, vol.49, no.15, pp.942–944, Oct. 1986.
 - [33] I.J. Fritz, P.L. Gourley, L.R. Dawson, and J.E. Schirber, "Electrical and optical studies of dislocation filtering in InGaAs/GaAs strained-layer superlattices," *Appl. Phys. Lett.*, vol.53, no.12, pp.1098–1100, Sept. 1988.
 - [34] J.Z. Li, J. Bai, J.S. Park, B. Adekore, K. Fox, M. Carroll, A. Lochtefeld, and Z. Shellenbarger, "Defect reduction of GaAs epitaxy on Si (001) using selective aspect ratio trapping," *Appl. Phys. Lett.*, vol.91, no.2, p.02114, July 2007.
 - [35] J.-S. Park, M. Curtin, J.M. Hydrick, J. Bai, J.-T. Li, Z. Cheng, M. Carroll, J.G. Fiorenza, and A. Lochtefeld, "Low-Defect-Density Ge Epitaxy on Si(001) Using Aspect Ratio Trapping and Epitaxial Lateral Overgrowth," *Electrochem. Solid-State Lett.*, vol.12, no.4, pp.H142–H144, Jan. 2009.
 - [36] J. Li, J. Bai, J. Hydrick, and J. Fiorenza, "Thin Film InP Epitaxy on Si (001) Using Selective Aspect Ratio Trapping," *ECS Trans.*, vol.18, no.1, pp.887–894, 2009.



Ryo Nakao received the B.E. and M.E. degrees from Osaka University in 2010 and 2012, respectively. In 2012, he joined NTT Photonics Laboratories. He is now with NTT Device Technology Laboratories, where he has been engaged in research on the MOVPE growth of III-V semiconductors and the development of semiconductor lasers.



Masakazu Arai received the B.E., M.E., and, Ph.D. degrees from Tokyo Institute of Technology, Yokohama, Japan, in 1999, 2001, and 2003, respectively. He has been engaged in research on the MOVPE growth of III-V semiconductors and the development of semiconductor lasers. He is now with Miyazaki University.



Takaaki Kakitsuka received the B.S. and M.S. in physics in 1994 and 1996 and a Dr. Eng. in 2012 from Kyushu University, Fukuoka. In 1996, he joined NTT Optoelectronics Laboratories. He is now with NTT Device Technology Laboratories, where he has been engaged in research on semiconductor lasers and optical functional devices. From 2009 to 2011, he was with the Research and Development Planning Department. He is a member of the IEICE, IEEE, JSAP, and the Physical Society of Japan.



Shinji Matsuo received the B.E. and M.E. in electrical engineering from Hiroshima University in 1986 and 1988 and a Ph.D. in electronics and applied physics from Tokyo Institute of Technology in 2008. In 1988, he joined NTT Optoelectronics Laboratories, where he researched photonic functional devices using multiple quantum well pin modulators and VCSELs. In 1997, he researched optical networks using WDM technologies at NTT Network Innovation Laboratories. Since 2000, he has been researching high-speed tunable optical filters and lasers at NTT Photonics Laboratories and NTT Device Technology Laboratories. He is a Senior Distinguished Researcher of NTT. He is a member of the JSAP, IEICE, and a Fellow of IEEE.