The search functionality is under construction.

The search functionality is under construction.

A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (*P _{AT}*) and leakage power (

- Publication
- IEICE TRANSACTIONS on Electronics Vol.E92-C No.4 pp.409-416

- Publication Date
- 2009/04/01

- Publicized

- Online ISSN
- 1745-1353

- DOI
- 10.1587/transele.E92.C.409

- Type of Manuscript
- Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)

- Category

The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.

Copy

Tadayoshi ENOMOTO, Nobuaki KOBAYASHI, "Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit" in IEICE TRANSACTIONS on Electronics,
vol. E92-C, no. 4, pp. 409-416, April 2009, doi: 10.1587/transele.E92.C.409.

Abstract: A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (*P _{AT}*) and leakage power (

URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E92.C.409/_p

Copy

@ARTICLE{e92-c_4_409,

author={Tadayoshi ENOMOTO, Nobuaki KOBAYASHI, },

journal={IEICE TRANSACTIONS on Electronics},

title={Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit},

year={2009},

volume={E92-C},

number={4},

pages={409-416},

abstract={A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (*P _{AT}*) and leakage power (

keywords={},

doi={10.1587/transele.E92.C.409},

ISSN={1745-1353},

month={April},}

Copy

TY - JOUR

TI - Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit

T2 - IEICE TRANSACTIONS on Electronics

SP - 409

EP - 416

AU - Tadayoshi ENOMOTO

AU - Nobuaki KOBAYASHI

PY - 2009

DO - 10.1587/transele.E92.C.409

JO - IEICE TRANSACTIONS on Electronics

SN - 1745-1353

VL - E92-C

IS - 4

JA - IEICE TRANSACTIONS on Electronics

Y1 - April 2009

AB - A square-root (SR) algorithm, an SR architecture and a leakage current reduction circuit were developed to reduce dynamic power (*P _{AT}*) and leakage power (

ER -