A method to realize the fine frequency-tuning steps using tiny capacitors instead of Metal-Insulator-Metal (MIM) capacitors is proposed for a digitally controlled oscillator (DCO). The tiny capacitors are realized by the coplanar transmission lines which are arranged unsymmetrical in a 6 metal layers (M6) foundry of 0.18 µm CMOS technology. These transmission line based capacitors are designed by using electro-magnetic field simulator, and co-designed by using SPICE simulator. Finally, these capacitors are employed to design 15 bit DCO and fabricated the proposed DCO in 0.18 µm CMOS technology, and tested. The measured phase noise of DCO was -118.3 dBc/Hz (@1 MHz offset frequency), and the oscillating frequency tuned from 4.86 GHz to 5.36 GHz in the minimum frequency-tuning step of 18 kHz.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Ramesh K. POKHAREL, Kenta UCHIDA, Abhishek TOMAR, Haruichi KANAYA, Keiji YOSHIDA, "Low Phase Noise, 18 kHz Frequency Tuning Step, 5 GHz, 15 bit Digitally Controlled Oscillator in 0.18 µm CMOS Technology" in IEICE TRANSACTIONS on Electronics,
vol. E93-C, no. 7, pp. 1007-1013, July 2010, doi: 10.1587/transele.E93.C.1007.
Abstract: A method to realize the fine frequency-tuning steps using tiny capacitors instead of Metal-Insulator-Metal (MIM) capacitors is proposed for a digitally controlled oscillator (DCO). The tiny capacitors are realized by the coplanar transmission lines which are arranged unsymmetrical in a 6 metal layers (M6) foundry of 0.18 µm CMOS technology. These transmission line based capacitors are designed by using electro-magnetic field simulator, and co-designed by using SPICE simulator. Finally, these capacitors are employed to design 15 bit DCO and fabricated the proposed DCO in 0.18 µm CMOS technology, and tested. The measured phase noise of DCO was -118.3 dBc/Hz (@1 MHz offset frequency), and the oscillating frequency tuned from 4.86 GHz to 5.36 GHz in the minimum frequency-tuning step of 18 kHz.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E93.C.1007/_p
Copy
@ARTICLE{e93-c_7_1007,
author={Ramesh K. POKHAREL, Kenta UCHIDA, Abhishek TOMAR, Haruichi KANAYA, Keiji YOSHIDA, },
journal={IEICE TRANSACTIONS on Electronics},
title={Low Phase Noise, 18 kHz Frequency Tuning Step, 5 GHz, 15 bit Digitally Controlled Oscillator in 0.18 µm CMOS Technology},
year={2010},
volume={E93-C},
number={7},
pages={1007-1013},
abstract={A method to realize the fine frequency-tuning steps using tiny capacitors instead of Metal-Insulator-Metal (MIM) capacitors is proposed for a digitally controlled oscillator (DCO). The tiny capacitors are realized by the coplanar transmission lines which are arranged unsymmetrical in a 6 metal layers (M6) foundry of 0.18 µm CMOS technology. These transmission line based capacitors are designed by using electro-magnetic field simulator, and co-designed by using SPICE simulator. Finally, these capacitors are employed to design 15 bit DCO and fabricated the proposed DCO in 0.18 µm CMOS technology, and tested. The measured phase noise of DCO was -118.3 dBc/Hz (@1 MHz offset frequency), and the oscillating frequency tuned from 4.86 GHz to 5.36 GHz in the minimum frequency-tuning step of 18 kHz.},
keywords={},
doi={10.1587/transele.E93.C.1007},
ISSN={1745-1353},
month={July},}
Copy
TY - JOUR
TI - Low Phase Noise, 18 kHz Frequency Tuning Step, 5 GHz, 15 bit Digitally Controlled Oscillator in 0.18 µm CMOS Technology
T2 - IEICE TRANSACTIONS on Electronics
SP - 1007
EP - 1013
AU - Ramesh K. POKHAREL
AU - Kenta UCHIDA
AU - Abhishek TOMAR
AU - Haruichi KANAYA
AU - Keiji YOSHIDA
PY - 2010
DO - 10.1587/transele.E93.C.1007
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E93-C
IS - 7
JA - IEICE TRANSACTIONS on Electronics
Y1 - July 2010
AB - A method to realize the fine frequency-tuning steps using tiny capacitors instead of Metal-Insulator-Metal (MIM) capacitors is proposed for a digitally controlled oscillator (DCO). The tiny capacitors are realized by the coplanar transmission lines which are arranged unsymmetrical in a 6 metal layers (M6) foundry of 0.18 µm CMOS technology. These transmission line based capacitors are designed by using electro-magnetic field simulator, and co-designed by using SPICE simulator. Finally, these capacitors are employed to design 15 bit DCO and fabricated the proposed DCO in 0.18 µm CMOS technology, and tested. The measured phase noise of DCO was -118.3 dBc/Hz (@1 MHz offset frequency), and the oscillating frequency tuned from 4.86 GHz to 5.36 GHz in the minimum frequency-tuning step of 18 kHz.
ER -