

Recent Developments of High- T_c Electronic Devices with Multilayer Structures and Ramp-Edge Josephson Junctions*

Seiji ADACHI^{†a)}, Akira TSUKAMOTO[†], Tsunehiro HATO[†], Joji KAWANO[†], *Nonmembers,*
and Keiichi TANABE[†], *Member*

SUMMARY Recent developments of electronic devices containing Josephson junctions (JJ) with high- T_c superconductors (HTS) are reported. In particular, the fabrication process and the properties of superconducting quantum interference devices (SQUIDs) with a multilayer structure and ramp-edge-type JJs are described. The JJs were fabricated by recrystallization of an artificially deposited Cu-poor precursory layer. The formation mechanism of the junction barrier is discussed. We have fabricated various types of gradiometers and magnetometers. They have been actually utilized for several application systems, such as a non-destructive evaluation (NDE) system for deep-lying defects in a metallic plate and a reel-to-reel testing system for striated HTS-coated conductors.

key words: high- T_c superconductor, Josephson junction, ramp-edge, SQUID

1. Introduction

Josephson effect is a unique characteristic of superconductivity [1]. Soon after the discovery of high- T_c superconductors (HTSs) in 1986 [2], one had expected realization of electronic devices utilizing the effect at high temperatures above a few tens of Kelvin or more. That was one of the great impacts of the discovery. Simultaneously, it was pointed out that superconducting connection was quite weak at the grain boundaries of polycrystalline HTS samples [3]. It was also revealed that HTSs intrinsically had a large anisotropy [4], [5]. These facts mean that HTSs with highly-controlled crystal orientation are needed to fabricate electronic devices. Preparation technique of superconducting thin films with high quality is a key for reproducible fabrication of JJs applicable to actual devices. Enormous efforts have been paid to establish the technique. For example, the relationship between oxygen partial pressure and temperature for successful deposition of high-quality superconducting films was clarified [6], [7]. Presently, HTS films suitable to device fabrication are prepared by various deposition techniques, such as pulsed laser deposition (PLD),

sputtering, reactive coevaporation or molecular beam epitaxy (MBE), chemical vapor deposition (CVD) and so on. Various types of JJs were developed with the aim of application to electronic devices in 1990s. Successful preparation of JJs led to fabrication of superconducting quantum interference devices (SQUIDs). Since then, the fabrication technology of HTS-SQUIDs has been gradually improved. Presently we can find commercial SQUID magnetometers and gradiometers in actual market places [8]. Single flux quantum (SFQ) devices containing many JJs were designed and fabrication of HTS-SFQ digital circuits was also tried [9].

In the recent decade, our research group has investigated fabrication of HTS-SFQ circuits and HTS-SQUIDs. For the first several years, we had concentrated on constructing a stable fabrication process of JJs [10] and demonstrating proper logic operation of the HTS-SFQ circuits [11]. Then recent years, we have been developing various systems using HTS-SQUIDs utilizing the JJ-preparation technology improved in the former HTS-SFQ studies [12]. We developed the technology including superconducting wiring with multilayer structures and ramp-edge type JJs. In this paper, we mainly describe our JJ-preparation technology and recent activities on HTS-SQUID systems. Our results on HTS-SFQ are also described only briefly. Prior to the reports on our research activities, a general introduction on a variety of HTS-JJ types is briefly given.

2. Types of HTS Josephson Junctions

Observation of Josephson effect is one of indispensable conditions for establishment of superconductivity in a particular material. Following the discovery of HTSs, fabrication of JJs in forms of break junction [13] and point contact [14], as illustrated in Fig. 1, has been tried and physical properties of HTSs such as Josephson coupling and energy gaps were investigated. In these techniques, the surface plays an important role. The unknown altered layer at the surface has chances to form moderate junction barriers, when it is sandwiched by two superconductors. They are good techniques to try observing the particular phenomena.

Various types of JJs using superconducting thin films are illustrated in Fig. 2. Bi-crystal junctions [15], [16] (Fig. 2(a)) have been widely used, because of the easy fabrication process and moderately good reproducibility. However, the long grain boundary in a substrate gives restric-

Manuscript received July 26, 2011.

Manuscript revised October 18, 2011.

[†]The authors are with Superconductivity Research Laboratory/International Superconductivity Technology Center, Tokyo, 135-0062 Japan.

*This work was partly supported by New Energy and Industrial Technology Development Organization (NEDO) for Superconductors Network Device Project and the Materials and Power Applications of Coated Conductors Project, and Japan Science and Technology Agency (JST) under Strategic Promotion of Innovative Research and Development Program.

a) E-mail: adachi@istec.or.jp

DOI: 10.1587/transele.E95.C.337




Fig. 1 Josephson junctions using polycrystalline HTS samples. (a) Break junction and (b) point contact.




Fig. 2 Josephson junctions using HTS thin films. Superconducting films are *c*-axis oriented, i.e. the CuO_2 planes are parallel to the substrate surface.

tions to superconducting wiring design in a chip. The other types illustrated in Figs. 2(b)–2(f) do not have such disadvantage. One can prepare JJs at desired positions in a chip. Char et al. [17] developed a bi-epitaxial technique in which partially modified *in-plane* orientation by inserting a buffer layer is effectively utilized, as illustrated in Fig. 2(b). Steps artificially formed on a substrate surface are also effectively utilized to make JJs. Daly et al. [18] succeeded in demonstrating proper JJ operation at $\text{YBa}_2\text{Cu}_3\text{O}_y$ (YBCO) grain boundaries at steps artificially formed on a substrate (Fig. 2(c)). This type of JJ is also widely used in actual devices as well as bi-crystal JJs. Another type of JJ using a step on a substrate was developed by DiIorio et al. [19] and Ono et al. [20] Separated superconducting portions at a step are mediated by normal metal, as drawn in Fig. 2(d). This type of JJ is called as normal-metal-bridge JJ.

Two types of JJs having oxide multilayer structures were fabricated, as illustrated in Figs. 2(e) and 2(f). These

are really attractive for realization of chips with complicated layout designs containing superconducting cross-over wiring. A well-improved fabrication process is required to realize them. One is a so-called ramp-edge type JJ (Fig. 2(e)) [21]–[24], the other is a stack type JJ (Fig. 2(f)) [25]–[27]. Barrier layers in both the types are artificially prepared by interface engineering techniques such as surface modification of the lower superconducting layer, namely base electrode (BE) [24], or by deposition of some non-superconducting materials [21]–[23]. In the ramp-edge JJs (Fig. 2(e)), ramp surface at which edges of CuO_2 planes appear is exposed and then the upper superconducting layer, namely counter electrode (CE), is deposited after proper interface engineering of the ramp. Usually, *c*-axis oriented films are used for superconducting electrodes. Josephson current in the direction being parallel to the CuO_2 plane passes through a barrier. The ramp-edge JJ has an overhang structure of CE. In the structure, the JJ barrier is covered with CE. We can expect that the superconducting CE works as a magnetic shield for the barrier. It is favorable from viewpoint of durability against the entry of flux vortices. Also, the tilted barrier seems to be tough against the vertically applied magnetic field [28]. In the stack type (Fig. 2(f)), a BE surface being parallel to the substrate is exposed before interface engineering. It means that Josephson current must pass in the direction vertical to the CuO_2 plane. It is technically difficult to fabricate an appropriate barrier for Josephson tunneling current along the direction with short coherence length. However, Kimura et al. [27] reported an encouragingly high $I_c R_n$ value in their stack-type JJ. Development of reproducible fabrication technique is desired.

3. Preparation of Ramp-Edge Type JJs

Moeckly and Char [24] prepared YBCO ramp-edge JJs by modifying the edge surface through an ion bombardment and/or vacuum annealing process prior to CE deposition. This type of JJ has been called an “interface-engineered junction (IEJ)”. Satoh et al. [29] demonstrated fabrication of JJs with a small I_c spread ($1\sigma = 8\%$ at 4.2 K for a 100-JJ series-array) utilizing a similar technique without an intentional ion bombardment. They called it as “interface-modified junction (IMJ)”. The reported small I_c spread implied that this kind of method is promising to prepare well-controlled JJs with high reproducibility.

Wen et al. [30] studied the IMJ barrier prepared by Satoh et al. [29] in terms of structure and composition by means of a transmission electron microscope (TEM) and energy dispersive X-ray (EDX) spectroscopy. They revealed that an amorphous layer with a significantly Cu-poor or nearly Cu-free composition was formed on the surface of an ion-bombarded YBCO BE ramp edge before YBCO CE deposition. After the CE deposition, a thin barrier layer with a Cu-poor composition as compared with the stoichiometric YBCO was formed. They reported Ba:Y:Cu = 43:30:27 for the barrier layer, indicating that 27% Cu was supplied from




Fig. 3 Schematic illustration of cross-section of an HTS-SFQ circuit.




Fig. 4 TEM images of the barrier region of ramp-edge JJ prepared by the IMJ method. (a) Low magnified image, (b) high resolution one, (c) Fourier transformed one, and (d) atomic image at the barrier region.

electrodes during CE deposition and significant diffusion of Cu took place.

We also investigated the fabrication process of ramp-edge type JJs for HTS-SFQ circuits [31]. Schematic illustration of cross-sectional view of an HTS-SFQ circuit is drawn in Fig. 3. The thickest portion consists of five oxide layers with a total thickness of more than $1 \mu\text{m}$. We used $\text{Y}_{0.9}\text{Ba}_{1.9}\text{La}_{0.2}\text{Cu}_3\text{O}_y$ (La-YBCO) for the BE and ground plane layers, and $\text{Yb}_{0.9}\text{Ba}_{1.9}\text{La}_{0.2}\text{Cu}_3\text{O}_y$ (La-YbBCO) for the CE. SrSnO_3 (SSO) was used for insulating layers. The oxide films except La-YbBCO were deposited by off-axis magnetron sputtering. The CE layer was prepared by pulsed laser deposition (PLD). Junction barriers were prepared by using the IMJ method.

We investigated the obtained barrier in terms of structure and composition [32]. TEM images of the junction interface are shown in Fig. 4. A low magnified image (Fig. 4(a)) indicates that an oxide multilayer structure with sharp interfaces is successfully constructed. A successive line with a different crystal symmetry and a thickness of approximately 1 nm, which is indicated by arrows, can be seen at the interface between BE and CE in a high resolution image of Fig. 4(b). In both images, no appreciable segregated phase is found. A Fourier transformed image and the enlarged one of the barrier region are shown in Figs. 4(c) and 4(d), respectively. In the barrier region, the ordered structure




Fig. 5 Schematic illustration of Cu-poor precursor method.




Fig. 6 Compositional changes at the interface or the barrier region of ramp-edge JJ prepared by the Cu-poor precursor method.

along the c -axis of triple perovskite disappears and a cubic-like unit with lattice parameters of $0.39 \times 0.40 \text{ nm}^2$ is seen. EDX analysis revealed that the atomic ratio of Cu/(other cations) was less than unity, suggesting Cu and some other cations occupy the atomic site for small cation of the perovskite oxide. We speculated that small Yb ions enter the site [10]. The EDX analysis also revealed that the barrier region had a slightly La-rich composition comparing with those of electrodes, implying that La ions stabilized a cubic-like perovskite phase at the barrier.

It was likely that significant Cu diffusion from electrodes to the barrier region took place during CE deposition, because the applied technique was similar to Satoh et al.'s [29]. It seems possible that such significant change in composition may promote impurity segregation, although the appreciable precipitate is not observed in our samples of Fig. 4 fortunately. To reduce such possibility, we have developed a new method for JJ preparation [33], namely Cu-poor precursory method, as illustrated in Fig. 5. Between the ramp formation and CE deposition, a deposition step for a Yb-Ba-La-Cu-O thin layer with a thickness of a few nm is inserted. The same target was used for the following CE deposition. To obtain a Cu-poor composition, PLD condition was altered from that for the CE. In this method, the composition at the ramp surface is artificially controlled, as described in Fig. 6.

Before deposition of the Cu-poor thin layer, the composition at the ramp surface seemed to be significantly Cu-poor by preferential sputtering of Cu during ion milling [30]. That region is indicated by "A" in Fig. 6. Then, the Cu-poor precursory layer having a composition indicated by "B" is deposited. During the sequential CE deposition, the composition at the interface gradually changes to the region "C" by Cu diffusion from electrodes. This thin layer with the composition "C" is expected to be a junction barrier. It is expected that moderately Cu-poor composition of "C" can

Table 1 Successful operations of HTS-SFQ devices at SRL-ISTEC.

Circuit	Number of JJs	Temperature
Confluence buff.	23	< 61 K
RS-FF	20	< 69 K
T-FF	26	< 62 K
Inverter	24	< 45 K
1:2 switch	37	< 60 K
OR	34	< 50 K
AND	33	< 71 K
100 JJ-JTL	101	< 38 K
1:2 DEMUX	50	< 20 K

suppress local segregation of impurity phase at a barrier region, since no significant Cu diffusion is required to form the barrier with the composition “C”. Formation of a clear barrier having sharp interfaces between electrodes was also expected. Enhancement in $I_c R_n$ values was actually observed for JJs prepared in this method [33].



4. HTS-SFQ Circuits

We had fabricated elementary HTS-SFQ circuits using the multilayer structure as schematically shown in Fig. 3. The fabrication technology for many JJs with homogeneous characteristics in a chip is required. A small spread of $\sigma = 7.3\%$ in I_c 's for 1000 JJs was reported by our group [34]. We found that the JJ properties are affected by local layout design around individual JJ, and devised a method to overcome the problem, namely a “separated base layout (SBL)” method [35]. Our activities on HTS-SFQ were previously reported in this journal [11]. Here, HTS-SFQ circuits in which successful logic operation was demonstrated by our group are listed in Table 1.

5. HTS-SQUIDS

5.1 Fabrication of Gradiometers and Magnetometers

We have fabricated HTS-SQUIDS by applying the above-mentioned process developed for HTS-SFQ. Our fabrication process was previously described [36]. In the process, some modifications have been made in thin film materials for HTS-SQUIDS. La-YBCO ground plane was replaced by non-superconducting $\text{Pr}_{1.4}\text{Ba}_{1.6}\text{Cu}_{2.6}\text{Ga}_{0.4}\text{O}_y$ (P4G4) [37]. It is expected that this black-colored P4G4 works as a temperature homogenizer during deposition of the upper layers. $\text{SmBa}_2\text{Cu}_3\text{O}_y$ (SmBCO) and $\text{Er}_{0.95}\text{La}_{0.1}\text{Ba}_{1.95}\text{Cu}_3\text{O}_y$ (L1ErBCO) are used for the BE and CE, respectively. A cross-sectional view of our HTS-SQUID taken by a scanning electron microscope (SEM) is shown in Fig. 7. A thin buffer layer of BaZrO_3 (BZO) was inserted between MgO substrate and P4G4 to improve the quality of P4G4. The surface of BE was covered by a thin SSO layer, called 1st SSO. This works as a protective layer for BE during the patterning

**Fig. 7** An SEM photo of cross-sectional view of multilayer for HTS-SQUID.**Fig. 8** Schematic illustration of HTS-SQUID gradiometer with integrated feedback coil.

procedure by photolithography and ion-milling. Sharp interfaces and no columnar growth suggest that oxide multilayer structure was successfully constructed.

We fabricated directly-coupled HTS-SQUID gradiometers. Figure 8 is a schematic illustration of the gradiometer. A feedback coil was integrated on the pickup loop using the multilayer technology. Gradiometers with different sizes ($x \times y$) of the pickup loop were fabricated. Typical inductance of a SQUID inductor and JJ width were 40~60 pH and 2~3 μm , respectively. For instance, an optical micrograph (OM) image for a gradiometer with ($x \times y = 0.5 \times 1.0$) in mm is shown in Fig. 9.

Figure 10 shows typical properties measured at 77 K for a gradiometer with a size of (1.0 \times 1.0) in mm. $2I_c$ and $R_n/2$ were measured to be approximately 12 μA and 7.8 Ω , respectively. Relatively large $I_c R_n$ product of 93 μV was observed. Assuming the occurrence of thermal noise rounding in the I - V curve shape, the actual I_c value might be approximately 20 μA . Then, $I_c R_n$ product is estimated to be 156 μV . Peak-to-peak modulation voltage V_{mod} of 60 μV was obtained. This gradiometer showed a rather low flux noise




Fig. 9 OM images of a gradiometer with $(x \times y) = (0.5 \times 1.0)$ in mm.




Fig. 10 Properties of an HTS-SQUID gradiometer with $(x \times y) = (1.0 \times 1.0)$ in mm. (a) I - V , (b) V - Φ curves and (c) flux noise measured in AC bias mode at 77 K.




Fig. 11 A directly-coupled HTS-SQUID magnetometer.

evaluated in AC bias mode of $3.8 \mu\Phi_0/\text{Hz}^{1/2}$ in the white noise region. The $1/f$ corner was about several tens Hz for this gradiometer.

We fabricated two types of HTS-SQUID magnetometers on MgO substrate with a size of $15 \times 15 \text{ mm}^2$ [38]. These are directly coupled and inductively coupled ones. Figure 11 shows a photo of a directly-coupled magnetome-




Fig. 12 Field noise characteristics for a directly-coupled HTS-SQUID magnetometer. Data were collected in AC bias mode at 77 K.




Fig. 13 An inductively-coupled HTS-SQUID magnetometer.

ter chip and an optical micrograph (OM) image of SQUID inductors. This layout has 4 SQUIDs with different designs in JJ width (W_{JJ}) and inductance (L_S) in order to improve production yield of the chip. We can choose a SQUID suitable to particular application. The obtained result of field noise measurement in AC bias mode at 77 K for a chip is shown in Fig. 12. A SQUID inductor with $L_S = 40 \text{ pH}$ and $W_{JJ} = 2.0 \mu\text{m}$ was used. The effective area (A_{eff}) was 0.3 mm^2 . Quite low noise characteristics were observed. A white noise level was measured to be $30 \text{ fT}/\text{Hz}^{1/2}$. With decreasing frequency, the noise increases appreciably below a few tens Hz. However, the chip exhibits a rather low noise of $200 \text{ fT}/\text{Hz}^{1/2}$ even at 1 Hz.

Figure 13 shows a photo of an inductively-coupled magnetometer chip and OM images around SQUIDs [38]. That is so-called Ketchen-type. Design of the pickup coil is almost identical with that of the abovementioned directly-coupled one. A 20-turn input coil was prepared on a washer with a size of $200 \times 200 \mu\text{m}^2$. Both widths of the line and the space for the input coil are $2 \mu\text{m}$. W_{JJ} and L_S are $2 \mu\text{m}$ and 30 pH , respectively. A_{eff} was 2.0 mm^2 . Field noise spectrum taken in AC bias mode at 77 K is shown in Fig. 14. Noise level lower than the directly-coupled magnetometer was recorded above 200 Hz. White noise level was measured to be $10 \text{ fT}/\text{Hz}^{1/2}$. However, the noise increases appreciably below 400 Hz with decreasing frequency. Presently the origin is not clear.




Fig. 14 Field noise characteristics for an inductively-coupled HTS-SQUID magnetometer. Data were collected in AC bias mode at 77 K.




Fig. 15 Principle of the NDE system for striated CCs with five filaments using a 5-ch HTS-SQUID gradiometer array.

5.2 Non-Destructive Evaluation (NDE) System for Striated HTS Coated Conductors (CC)

Recently, the research and development for HTS-CC have been intensively carried out. Successful fabrication of several-hundred-meter long CCs with high critical currents over a few hundreds amperes has been achieved [39]. Striating techniques of the CCs have been also developed for application to AC power devices such as transformers and motors [40]. However, there was no NDE system that enabled us to examine striated CCs in reasonably high resolution, high sensitivity and high speed. We proposed a new NDE system using HTS-SQUIDs [41].

In the system, an HTS-SQUID gradiometer array was used. Eddy currents are induced in superconducting layer of CCs by using an induction coil, and the variation of magnetic field gradient generated by the eddy currents is monitored by the gradiometers. Figure 15 is an illustration describing the principle of our NDE system. We fabricated the system for 5-mm-wide CCs divided to 5 filaments, and consequently the width of each filament was nearly 1 mm. OM images of the array are shown in Fig. 16. Each gradiometer has a design of the abovementioned (1.0 × 1.0)-gradiometer shown in Fig. 8 [42]. To reduce effects of cross-talk between adjacent feedback coils, five gradiometers were arranged in two lines forming a “W” character.




Fig. 16 OM photos of 5-ch HTS-SQUID gradiometer array.




Fig. 17 Photograph of the RTR-NDE system for striated CC using HTS-SQUID gradiometer array.

Figure 17 shows the whole NDE system for reel-to-reel (RTR) examination of striated HTS-CCs. In a vacuum chamber, a cooling system for CC is installed. CC under the gradiometer array is cooled below T_c by thermal conduction to a cold stage and pre-cold stages. To achieve sufficient contact between CC and the stage, a back tension of 2 N/m was applied to CC by controlling torque power of reel shafts. After some additional improvement in the system, we succeeded in achieving the maximum testing speed of 80 m/h.

An example of test results is shown in Fig. 18. The upper image in the figure was taken by a scanning laser microscope. It enables us to examine the height of the sample. The bright area suggested the occurrence of delamination in Lanes 1 and 5. The lower two graphs shows the SQUID signals for Lanes 1 and 5. Anomalies in the signals at positions corresponding to the bright portions in the laser microscope image are seen. It suggested that delamination in the filaments was detected by the SQUID-NDE system. We confirmed that the system could detect other types of defects such as shorts between adjacent filaments, regions with significantly reduced critical current and so on. This system is very convenient to check striated HTS-CCs before utilizing




Fig. 18 An example of NDE test results for a striated HTS-CC. The upper image was taken by a scanning laser microscope. The lower two graphs are signals for the gradiometers of channels 1 and 5, positioned above Lanes 1 and 5, respectively.

them for fabrication of various power devices. Moreover, it is also useful to check CCs before the striation process. The system can detect inhomogeneity in superconducting properties such as some precipitates and scratches introduced by handling mistakes and so on. We can thus choose CCs appropriate to execute striation procedure.

5.3 Non-Destructive Evaluation (NDE) System for Deep-Lying Defects

NDE using SQUIDs has advantages over conventional NDE techniques. Since SQUID has high sensitivity even at low frequencies which enable penetration of eddy current into deep regions of a conducting sample, weak magnetic signals generated from deep regions can be detected, even when the sample is covered with some materials. We fabricated a 2-axis planar-type HTS-SQUID gradiometer chip-shown in Fig. 19 [43],[44]. Two gradiometers having a baseline of 8.5 mm were orthogonally prepared on a chip. (see Fig. 19(a)). Figure 19(b) is a layout design of the center area. Superconducting cross-over wiring and superconducting contacts between BE and CE were prepared. Each gradiometer has four SQUID inductors with $W_{JJ} = 2.0\text{--}3.0\mu\text{m}$. We can choose suitable one among them.

We constructed an NDE system consisting of a liquid-nitrogen cryostat, a double-D type induction coil, an X-Y stage and electronic equipments including flux-locked loop (FLL) circuits. Figure 20(a) is a photographic view of the cryostat and induction coil. There is a sapphire window at the bottom of the cryostat. Inside the window, the gradiometer is located in an evacuated space. We examined an aluminum plate having a slit hole as a defect. Measurement of the distribution of magnetic signals from the plate was carried out. The configuration of the gradiometer and the sample in the present experiment is illustrated in Fig. 20(b). Distorted eddy current around the slit hole is detected. One gradiometer in a chip was used. By inserting aluminum




Fig. 19 2-axis planar-type HTS-SQUID gradiometer chip. (a) Photographic view of a chip mounted on a sapphire rod, and (b) the layout design of center area of the chip.




Fig. 20 (a) Photographic view of the cryostat and double-D type induction coil. Inside the window, the gradiometer was set in an evacuated space. (b) Schematic illustration of configuration of the gradiometer and the sample in the present experiment.




Fig. 21 Contour map of the magnitude signal around a slit defect in the sample. 9-layer aluminum plates (total thickness of 18 mm) without a slit was inserted between the sample and the cryostat. The position of the deep-lying slit is indicated. Numbers in the map are signal intensities in arbitrary unit.

plates without a slit between the sample and the cryostat, the distance between the gradiometer and the slit or the slit depth was changed.

Figure 21 shows an example of the obtained results. A 2-mm thick aluminum plate having a 30 mm long slit

was examined. 9-layer aluminum plates (total thickness of 18 mm) without a slit were inserted between the sample and the cryostat. This contour map of signals is correspondent to the slit in the bottom aluminum plate. This clearly indicates that our NDE system successfully detected the slit existing at 20 mm deep position, even though 9-layer aluminum plate was inserted. It was estimated that our system possibly could detect the slit at 50 mm deep position [44].

6. Conclusion

Various types of JJs using HTSs were briefly explained. Bicrystal junction and step-edge one have been widely used. Ramp-edge junctions enable us to realize devices having relatively complicated layout designs. We have studied the fabrication process of the ramp-edge JJs, and fabricated HTS-SFQ circuits and HTS-SQUIDS. We have developed a method to prepare JJ barriers reproducibly, namely "Cu-poor precursor" method. In this method, an appropriate JJ barrier is obtained by re-crystallization of the artificially deposited Cu-poor precursory layer. It is speculated that composition of the precursory layer, being Cu-poor and containing small rare earth elements, is important. Recently, we fabricated NDE systems using HTS-SQUIDS with ramp-edge JJs and multilayer structures. By using a 5 ch HTS-SQUID gradiometer array, a RTR testing system for striated HTS-CCs was developed. It has been actually utilized for research & development of HTS power devices. We also fabricated a chip of 2-axis planar-type HTS-SQUID gradiometer having a rather long baseline of 8.5 mm. An NDE system with this chip was fabricated to search for deep-lying defects in a metallic plate.

Acknowledgments

The authors thank to Dr. Y. Ishimaru for fruitful discussion, Mr. Y. Oshikubo and Mr. Y.-S. Moon for technical assistances.


References

- [1] B.D. Josephson, "Possible new effects in superconductive tunneling," *Phys. Lett.*, vol.1, pp.251–253, March 1962.
- [2] J.G. Bednorz and K.A. Müller, "Possible high T_c superconductivity in the Ba-La-Cu-O system," *Z. Phys. B – Cond. Mat.*, vol.64, pp.189–193, Aug. 1986.
- [3] K.A. Müller, M. Takashige, and J.G. Bednorz, "Flux trapping and superconducting glass state in $\text{La}_2\text{CuO}_{4-y}$: Ba," *Phys. Rev. Lett.*, vol.58, no.11, pp.1143–1146, 1987.
- [4] Y. Iye, T. Tamegai, H. Takeya, and H. Takei, "The anisotropy upper critical field of single crystal $\text{YBa}_2\text{Cu}_3\text{O}_x$," *Jpn. J. Appl. Phys.*, vol.26, pp.L1057–L1059, 1987.
- [5] T.K. Worthington, W.J. Gallagher, and T.R. Dinger, "Anisotropic nature of high-temperature superconductivity in single-crystal $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$," *Phys. Rev. Lett.*, vol.59, no.10, pp.1160–1163, 1987.
- [6] R.H. Hammond and R. Bormann, "Correlation between the in-situ growth conditions of YBCO thin films and the thermodynamic stability criteria," *Physica C*, vol.162–164, pp.703–704, 1989.
- [7] R. Wördenweber, "Growth of high- T_c thin films," *Supercond. Sci. Technol.*, vol.12, pp.R86–R102, 1999.
- [8] J. Ouellette, "SQUID sensors penetrate new markets," *Ind. Phys.*, vol.4, no.2, pp.20–23, 1998.
- [9] M. Tonouchi, A. Fujimaki, K. Tanabe, K. Enpuku, K. Nikawa, and T. Kobayashi, "Recent topics in high- T_c superconductive electronics," *Jpn. J. Appl. Phys.*, vol.44, no.11, pp.7735–7749, 2005.
- [10] S. Adachi, H. Wakana, Y. Wu, Y. Ishimaru, Y. Tarutani, and K. Tanabe, "Structure and formation mechanism of interface-modified layer in ramp-edge Josephson junctions with La-doped 123-type superconducting electrodes," *IEEE Trans. Appl. Supercond.*, vol.13, no.2, pp.877–880, June 2003.
- [11] K. Tanabe, H. Wakana, K. Tsubone, Y. Tarutani, S. Adachi, Y. Ishimaru, M. Maruyama, T. Hato, A. Yoshida, and H. Suzuki, "Advances in high- T_c single flux quantum device technologies," *IEICE Trans. Electron.*, vol.E91-C, no.3, pp.280–292, March 2008.
- [12] H. Wakana, S. Adachi, K. Hata, T. Hato, Y. Tarutani, and K. Tanabe, "Development of integrated HTS SQUIDS with a multilayer structure and ramp-edge Josephson junctions," *IEEE Trans. Appl. Supercond.*, vol.19, no.3, pp.782–785, 2009.
- [13] J. Moreland, L.F. Goodrich, J.W. Ekin, T.E. Capobianco, A.F. Clark, A.I. Braginski, and A.J. Panson, "Josephson effect above 77 K in a YBaCuO break junction," *Appl. Phys. Lett.*, vol.51, no.7, pp.540–541, Aug. 1987.
- [14] J.S. Tsai, Y. Kubo, and J. Tabuchi, "Josephson effects in the Ba-Y-Cu-O compounds," *Phys. Rev. Lett.*, vol.58, no.19, pp.1979–1981, May 1987.
- [15] P. Chaudhari, J. Mannhart, D. Dimos, C.C. Tsuei, J. Chi, M.M. Opreysko, and M. Scheuermann, "Superconducting transport properties of grain boundaries in $\text{YBa}_2\text{Cu}_3\text{O}_{7-\delta}$," *Phys. Rev. Lett.*, vol.60, no.16, pp.1653–1656, April 1988.
- [16] D. Dimos, P. Chaudhari, and J. Mannhart, "Direct measurement of the superconducting properties of single grain boundaries in $\text{YBa}_2\text{Cu}_3\text{O}_7$ bicrystals," *Phys. Rev. B*, vol.41, no.7, pp.4038–4049, March 1990.
- [17] K. Char, M.S. Colclough, M.S. Garrison, N. Newman, and G. Zaharchuk, "Bi-epitaxial grain boundary junctions in $\text{YBa}_2\text{Cu}_3\text{O}_7$," *Appl. Phys. Lett.*, vol.59, no.6, pp.733–735, Aug. 1991.
- [18] K.P. Daly, W.D. Dozier, J.F. Burch, S.B. Coons, R. Hu, C.E. Platt, and R.W. Simon, "Substrate step-edge $\text{YBa}_2\text{Cu}_3\text{O}_7$ rf SQUIDS," *Appl. Phys. Lett.*, vol.58, no.5, pp.543–545, Feb. 1991.
- [19] M.S. Dilorio, S. Yoshizumi, K.-Y. Yang, J. Zhang, and M. Maung, "Practical high T_c Josephson junctions and dc SQUIDS operating above 85 K," *Appl. Phys. Lett.*, vol.58, no.22, pp.2552–2554, June 1991.
- [20] R.H. Ono, J.A. Beall, M.W. Cromar, T.E. Harvey, M.E. Johansson, C.D. Reintsema, and D.A. Rudman, "High- T_c superconductor-normal metal-superconductor Josephson micro bridges with high-resistance normal metal links," *Appl. Phys. Lett.*, vol.59, no.9, pp.1126–1128, Aug. 1991.
- [21] J. Gao, W.A.M. Aarnink, G.J. Gerritsma, and H. Rogalla, "Controlled preparation of all high- T_c SNS-type edge junctions and DC SQUIDS," *Physica C*, vol.171, pp.126–130, 1990.
- [22] M.I. Faley, U. Poppe, H. Soltner, C.L. Jia, M. Siegel, and K. Urban, "Josephson junctions, interconnects, and crossovers on chemically etched edges of $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$," *Appl. Phys. Lett.*, vol.63, no.15, pp.2138–2140, Oct. 1993.
- [23] J.B. Barner, B.D. Hunt, M.C. Foote, W.T. Pike, and R.P. Vasquez, " $\text{YBa}_2\text{Cu}_3\text{O}_{7-\delta}$ -based, edge-geometry SNS Josephson junctions with low-resistivity $\text{PrBa}_2\text{Cu}_3\text{O}_{7-\delta}$ barriers," *Physica C*, vol.207, pp.381–390, 1993.
- [24] B.H. Moeckly and K. Char, "Properties of interface-engineered high T_c Josephson junctions," *Appl. Phys. Lett.*, vol.71, no.17, pp.2526–2528, Oct. 1997.
- [25] C.T. Rogers, A. Inam, M.S. Hedge, B. Dutta, X.D. Wu, and T. Venkatesan, "Fabrication of heteroepitaxial $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$ - $\text{PrBa}_2\text{Cu}_3\text{O}_{7-x}$ - $\text{YBa}_2\text{Cu}_3\text{O}_{7-x}$ Josephson devices grown by laser deposition," *Appl. Phys. Lett.*, vol.55, no.19, pp.2032–2034, Nov.

- 1989.
- [26] B.H. Moeckly, "All Yb-Ba-Cu-O c -axis trilayer interface-engineered Josephson junctions," *Appl. Phys. Lett.*, vol.78, no.6, pp.790–792, Feb. 2001.
- [27] T. Kimura, K. Wakita, Y. Yoshinaga, K. Taniike, T. Nishitani, M. Inoue, A. Fujimaki, and H. Hayakawa, "Vertically-stacked Josephson junctions using YbBaCuO as a counter electrode for improving uniformity," *IEEE Trans. Appl. Supercond.*, vol.15, no.2, pp.145–148, June 2005.
- [28] Y. Hatsukade, K. Hayashi, Y. Shinyama, Y. Kobayashi, S. Adachi, K. Tanabe, and S. Tanaka, "Characteristics of an HTS-SQUID gradiometer with ramp-edge Josephson junctions and its application on robot-based 3D-mobile compact SQUID NDE system," *Physica C*, vol.471, pp.1228–1233, 2011.
- [29] T. Satoh, J.G. Wen, M. Hidaka, S. Tahara, N. Koshizuka, and S. Tanaka, "High-temperature superconducting edge junction with modified interface barriers," *Supercond. Sci. Technol.*, vol.13, pp.88–92, 2000.
- [30] J.G. Wen, N. Koshizuka, S. Tanaka, T. Satoh, M. Hidaka, and S. Tahara, "Atomic structure and composition of the barrier in the modified interface high- T_c Josephson junction studied by transmission electron microscopy," *Appl. Phys. Lett.*, vol.75, no.16, pp.2470–2472, Oct. 1999.
- [31] H. Wakana, S. Adachi, Ai Kamitani, N. Nakayama, Y. Ishimaru, Y. Oshikubo, Y. Tarutani, and K. Tanabe, "Improvement in reproducibility of multilayer and junction process for HTS SFQ circuits," *IEEE Trans. Appl. Supercond.*, vol.15, no.2, pp.153–156, June 2005.
- [32] Y. Wu, Y. Ishimaru, H. Wakana, S. Adachi, Y. Tarutani, and K. Tanabe, "Identification of different phases in barriers of interface-engineered ramp-edge Josephson junctions: Formation mechanisms and influence on electrical properties," *J. Appl. Phys.*, vol.92, no.8, pp.4571–4577, Oct. 2002.
- [33] H. Wakana, S. Adachi, N. Nakayama, K. Tsubone, Y. Tarutani, and K. Tanabe, "Fabrication of ramp-edge junctions with high $I_c R_n$ products by using Cu-poor precursor," *IEEE Trans. Appl. Supercond.*, vol.17, no.2, pp.233–236, June 2007.
- [34] T. Suzuki, Y. Ishimaru, M. Horibe, O. Horibe, H. Wakana, S. Adachi, Y. Oshikubo, Y. Tarutani, U. Kawabe, and K. Tanabe, "Evaluation of fabrication process for interface-modified ramp-edge junctions," *Physica C*, vol.392–396, pp.1378–1381, 2003.
- [35] K. Tsubone, H. Wakana, Y. Tarutani, S. Adachi, Y. Ishimaru, K. Nakayama, and K. Tanabe, "Operation of HTS toggle-flip-flop circuit with improved layout design," *IEEE Trans. Appl. Supercond.*, vol.16, no.4, pp.2011–2017, Dec. 2006.
- [36] S. Adachi, K. Hata, T. Sugano, H. Wakana, T. Hato, Y. Tarutani, and K. Tanabe, "Preparation of multilayer films for integrated high- T_c SQUIDs with ramp-edge Josephson junctions," *Physica C*, vol.468, pp.1936–1941, 2008.
- [37] S. Adachi, N. Suzuki, H. Wakana, T. Sugano, N. Iwata, H. Yamamoto, and K. Tanabe, "Preparation of non-superconducting $\text{Pr}_{1.4}\text{Ba}_{1.6}\text{Cu}_{2.6}\text{Ga}_{0.4}\text{O}_y$ film for HTS devices," *Physica C*, vol.463–465, pp.952–955, 2007.
- [38] S. Adachi, A. Tsukamoto, Y. Oshikubo, T. Hato, Y. Ishimaru, and K. Tanabe, "Fabrication of low-noise HTS SQUID gradiometers and magnetometers with ramp-edge Josephson junctions," *IEEE Trans. Appl. Supercond.*, vol.21, no.3, pp.367–370, June 2011.
- [39] T. Izumi and Y. Shiohara, "R&D of coated conductors for applications in Japan," *Physica C*, vol.470, pp.967–970, 2010.
- [40] K. Suzuki, J. Matsuda, M. Yoshizumi, T. Izumi, Y. Shiohara, M. Iwakuma, A. Ibi, S. Miyata, and Y. Yamada, "Development of a laser scribing process of coated conductors for the reduction of AC losses," *Supercond. Sci. Technol.*, vol.20, pp.822–826, 2007.
- [41] T. Hato, S. Adachi, Y. Sutoh, K. Hata, Y. Oshikubo, T. Machi, and K. Tanabe, "NDE of coated-conductor using HTS SQUID array," *Physica C*, vol.469, pp.1630–1633, 2009.
- [42] S. Adachi, Y. Oshikubo, A. Tsukamoto, Y. Ishimaru, T. Hato, J. Kawano, and K. Tanabe, "Improved reproducible fabrication pro-

cess of HTS-SQUIDs with ramp-edge Josephson junctions and multilayer structures," *Physica C*, vol.470, pp.1515–1519, 2010.

- [43] A. Tsukamoto, S. Adachi, Y. Oshikubo, J. Kawano, T. Hato, and K. Tanabe, "Fabrication of integrated two-axis high- T_c planar gradiometer," *IEEE Trans. Appl. Supercond.*, vol.21, no.3, pp.363–366, June 2011.
- [44] J. Kawano, T. Hato, S. Adachi, Y. Oshikubo, A. Tsukamoto, and K. Tanabe, "Non-destructive evaluation of deep-lying defects in multilayer conductors using HTS SQUID gradiometer," *IEEE Trans. Appl. Supercond.*, vol.21, no.3, pp.428–431, June 2011.



received Dr. degree from Hokkaido University in 1993. Dr. Adachi is a member of the Physical Society of Japan, the Japan Society of Applied Physics and the Ceramics Society of Japan.

Seiji Adachi received a B.S. degree in 1983 and M.S. in 1985, from Hokkaido University, Japan. He joined the Central Research Laboratory, Matsushita Electric Industrial Co. Ltd. in 1985, and engaged in the research of synthesis and characterization of fine ceramics. In 1991, he moved to Superconductivity Research Laboratory, International Superconductivity Technology Center (SRL-ISTEC) and has engaged in the research of superconducting materials and their thin film growth for electronic devices. He



T_c superconducting quantum interference devices and their applications. Dr. Tsukamoto is a member of the Japan Society of Applied Physics.

Akira Tsukamoto received the B.S. degree from Kyushu University, in 1987 and the Ph. D degree from Tokyo Institute of Technology, in 2000. In 1987, he joined Central Research Laboratory, Hitachi Ltd., Tokyo, Japan, and engaged in thin film growth of oxide superconductors. He was temporary moved to SRL-ISTEC from 1994 to 1997. He returned to Hitachi Ltd in 1997. Since 2009, he has been temporary moved to SRL-ISTEC again, where he has been engaged in the research of high



systems, including NDE system for coated conductors and SQUID-TEM system. Since 2003, he has worked in SRL-ISTEC. Dr. Hato received the Inose science award from the Association for Promotion of Electric Electronics and Information Engineering in 1988. He is a member of the Japan Society of Applied Physics.

Tsunehiro Hato was born in Nagoya, Japan, in 1963. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from Nagoya University in 1987, 1989, and 1992, respectively. In 1992, he joined Fujitsu Laboratory Limited, Kanagawa, Japan, where he worked on the research and development of high-temperature oxide superconducting devices and circuits. He is currently working on the research and development of high-temperature oxide superconducting SQUID and



Joji Kawano received his B.S. degree in 1999 and M.E. in 2001, from Tokyo Institute of Technology. He joined The Chugoku Electric Power Co., Inc. (ENERGIA) in 2001, where he worked in the field of power system of engineering, information and communication section. From 2009, he stays in SRL-ISTEC, where he engaged in the research of Non-destructive evaluation using HTS-SQUIDS. From 2011, he entered Tokyo Institute of Technology for working adults program. He is a member of the Japan

Society of Applied Physics.



Keiichi Tanabe received his B.E., M.E., and Ph.D. degrees in applied physics from the University of Tokyo in 1977, 1979, and 1988, respectively. In 1979, he joined the Electrical Communication Laboratories of Nippon Telegraph and Telephone Corporation, Ibaraki, Japan, where he worked on the research of superconducting thin films and Josephson junctions for electronic applications. From 1987 to 1988, he was with the School of Applied and Engineering Physics, Cornell University, as a

visiting scientist. In 1995, he joined the SRL-ISTEC, Tokyo, Japan, where he has been working on the research and development of high-temperature oxide superconducting materials, thin films, and electronic devices. He is currently Deputy Director General of SRL and Director of Division of Electronic Devices. Dr. Tanabe is a member of the Japan Society of Applied Physics, the Physical Society of Japan, and the American Physical Society.