In this paper, we propose a speedup method of frequency switching time in the phase locked loop (PLL) frequency synthesizer using the target frequency detector (TFD). The TFD detects the time Ta for any channels where the output of the PLL frequency synthesizer reaches the target frequency for the first time. At Ta, the programmable divider, the reference divider and the phase comparator are reset, and the phase of the PLL frequency synthesizer is initialized and the phase synchronization is achieved. In the proposed method, since the ringing in the transient state does not occur, the output of the PLL frequency synthesizer converges to the target frequency at Ta and the frequency switching time is speeded up. The effectiveness of the proposed method will be confirmed by experimental results.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Shigeki OBOTE, Yasuaki SUMI, Naoki KITAI, Kouichi SYOUBU, Yutaka FUKUI, Yoshio ITOH, "Speedup of Frequency Switching Time in PLL Frequency Synthesizers Using a Target Frequency Detector" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 3, pp. 436-441, March 1999, doi: .
Abstract: In this paper, we propose a speedup method of frequency switching time in the phase locked loop (PLL) frequency synthesizer using the target frequency detector (TFD). The TFD detects the time Ta for any channels where the output of the PLL frequency synthesizer reaches the target frequency for the first time. At Ta, the programmable divider, the reference divider and the phase comparator are reset, and the phase of the PLL frequency synthesizer is initialized and the phase synchronization is achieved. In the proposed method, since the ringing in the transient state does not occur, the output of the PLL frequency synthesizer converges to the target frequency at Ta and the frequency switching time is speeded up. The effectiveness of the proposed method will be confirmed by experimental results.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_3_436/_p
Copy
@ARTICLE{e82-a_3_436,
author={Shigeki OBOTE, Yasuaki SUMI, Naoki KITAI, Kouichi SYOUBU, Yutaka FUKUI, Yoshio ITOH, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Speedup of Frequency Switching Time in PLL Frequency Synthesizers Using a Target Frequency Detector},
year={1999},
volume={E82-A},
number={3},
pages={436-441},
abstract={In this paper, we propose a speedup method of frequency switching time in the phase locked loop (PLL) frequency synthesizer using the target frequency detector (TFD). The TFD detects the time Ta for any channels where the output of the PLL frequency synthesizer reaches the target frequency for the first time. At Ta, the programmable divider, the reference divider and the phase comparator are reset, and the phase of the PLL frequency synthesizer is initialized and the phase synchronization is achieved. In the proposed method, since the ringing in the transient state does not occur, the output of the PLL frequency synthesizer converges to the target frequency at Ta and the frequency switching time is speeded up. The effectiveness of the proposed method will be confirmed by experimental results.},
keywords={},
doi={},
ISSN={},
month={March},}
Copy
TY - JOUR
TI - Speedup of Frequency Switching Time in PLL Frequency Synthesizers Using a Target Frequency Detector
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 436
EP - 441
AU - Shigeki OBOTE
AU - Yasuaki SUMI
AU - Naoki KITAI
AU - Kouichi SYOUBU
AU - Yutaka FUKUI
AU - Yoshio ITOH
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 1999
AB - In this paper, we propose a speedup method of frequency switching time in the phase locked loop (PLL) frequency synthesizer using the target frequency detector (TFD). The TFD detects the time Ta for any channels where the output of the PLL frequency synthesizer reaches the target frequency for the first time. At Ta, the programmable divider, the reference divider and the phase comparator are reset, and the phase of the PLL frequency synthesizer is initialized and the phase synchronization is achieved. In the proposed method, since the ringing in the transient state does not occur, the output of the PLL frequency synthesizer converges to the target frequency at Ta and the frequency switching time is speeded up. The effectiveness of the proposed method will be confirmed by experimental results.
ER -