The search functionality is under construction.
The search functionality is under construction.

A 1.0 Gbps CMOS Oversampling Data Recovery Circuit with Fine Delay Generation Method

Jun-Young PARK, Jin-Ku KANG

  • Full Text Views

    0

  • Cite this

Summary :

This paper describes an oversampling data recovery circuit composed of an analog delay locked loop and a digital decision logic. The novel oversampling technique is based on the delay locked loop circuit locked to multiple clock periods rather than a single clock period, which generates the timing resolution less than the gate delay of the delay chain. The digital logic for data recovery was implemented with the assumption that there is no frequency deviation that hurts the center of acquired data. The chip has been fabricated using 0.6 µm CMOS technology. The chip has been tested at 1.0 Gb/s NRZ input data with 125 MHz clock and recovers the serial input data into eight 125 Mb/s output stream.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E83-A No.6 pp.1100-1105
Publication Date
2000/06/25
Publicized
Online ISSN
DOI
Type of Manuscript
Special Section PAPER (Special Section of Papers Selected from 1999 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC'99))
Category

Authors

Keyword