## FOREWORD

## **Special Section on Circuits and Systems**

IEICE Engineering Sciences Society (ESS), System and Signal Processing Subsociety [composed of Technical Committees on Circuits and Systems (CAS), Signal Processing (SIP), VLSI Design Technologies (VLD), and Mathematical Systems Science and its Applications (MSS)] has held a Workshop on Circuits and Systems every year since 1987. This workshop originated in Karuizawa and was held there for more than 20 years consecutively, so some people still affectionately call it Karuizawa Workshop. Although the 33rd Workshop on Circuits and Systems was planned to be held in Gifu, it was held on August 20th, 2020 as a virtual conference due to influence of COVID-19. This Special Section focused on Circuits and Numerical Analysis, Digital Signal Processing, VLSI Design Technologies, and System Theory. The aim is to clarify the state-of-the-art of technologies emerging from the workshop and to promote future research. This Special Section welcomed the presenters of the workshop but was opened to all researchers in the related area. After careful reviewing of 18 submitted full papers and 1 letter, the editorial committee accepted 13 full papers.

As the Guest Editor-in-Chief, I greatly appreciate the efforts made by the editorial committee members of this Special Section, especially to the Guest Editors, Dr. Takeshi Matsumoto and Dr. Hiroshi Mochizuki, for their careful and excellent services. I would also like to express my deep thanks to all the authors who submitted papers to this Special Section, as well as the reviewers for their voluntary work to keep the quality of the journal.

Editorial Committee

Guest Editors:

Hiroshi Mochizuki (Nihon Univ.), Takeshi Matsumoto (Natl. Inst. of Tech., Ishikawa College) Guest Associate Editors:

Youhua Shi (Waseda Univ.), Tatsuya Yokota (Nagoya Inst. of Tech.), Yutaka Masuda (Nagoya Univ.), Manabu Sugii (Yamaguchi Univ.), Takahide Sato (Univ. of Yamanashi), Toshihiro Tachibana (Shonan Inst. of Tech.), Motoi Yamaguchi (TechnoPro), Shinya Terada (NIT(KOSEN), Kumamoto College), Nobuaki Kobayashi (Nihon Univ.), Yutaka Kamamoto (NTT), Seisuke Kyochi (Univ. of Kitakyushu), Nakamasa Inoue (Tokyo Inst. of Tech.), Masayoshi Nakamoto (Hiroshima Univ.), Takashi Yoshida (Tokyo Metropolitan College of Industrial Tech.), Daichi Kitahara (Ritsumeikan Univ.), Kenichi Okada (Tokyo Inst. of Tech.), Atsushi Kurokawa (Hirosaki Univ.), Satoshi Komatsu (Tokyo Denki Univ.), Yuichiro Shibata (Nagasaki Univ.), Kenshu Seto (Tokyo City Univ.), Kazuyoshi Takagi (Mie Univ.), Nozomu Togawa (Waseda Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Shigetoshi Nakatake (Univ. of Kitakyushu), Yuichi Nakamura (NEC), Masanori Hashimoto (Osaka Univ.), Michihiro Shintani (NAIST), Yuta Ukon (NTT), Yusuke Sakemi (NEC), Shimpei Sato (Shinshu Univ.), Yoichi Tomioka (Univ. of Aizu), Koichi Kobayashi (Hokkaido Univ.), Naoki Hayashi (Osaka Univ.), Tetsutaro Yamada (Mitsubishi Electric), Daiki Suehiro (Kyushu Univ.), Tomoyuki Yokogawa (Okayama Pref. Univ.).

Yukihide Kohira, Guest Editor-in-Chief

**Yukihide Kohira** (Senior Member) received his B.E., M.E., and D.E. degrees from Tokyo Institute of Technology, Tokyo, Japan, in 2003, 2005, and 2007, respectively. He had been a researcher of Department of Communications and Integrated Systems in Tokyo Institute of Technology from 2007 to 2009. In 2009, he joined the School of Computer Science and Engineering in the University of Aizu, where he is currently as a senior associate professor. His research interests are in VLSI design automation and combinatorial algorithms. He is a member of IEEE and IPSJ.

