FOREWORD

Special Section on VLSI Design and CAD Algorithms

In the past decades, semiconductor key devices have been contributed for IT, ICT, and IoT technologies and industries which realized human relationships. From now on, Industrial Internet of Things (IIoT) is possible to create a new world such as health and wellness environment in the post-pandemic era. In order to realize and accelerate the vision, VLSI technology and CAD algorithms is one of the important supporting technologies for Digital Twin, artificial intelligence and data assimilation. Hopefully this series of special sections helps researchers to acquire cutting-edge of work on VLSI design and CAD algorithms.

In this special section, we have received 16 papers. We made thorough reviews, had online paper selection meetings of all editorial committee members, and finally selected 8 papers. These papers are categorized into 5 topics: 1) Device and Circuit Modeling and Analysis, 2) Circuit Design, 3) Physical Level Design, 4) Logic Synthesis, Test and Verification and 5) High-Level Synthesis and System-Level Design. They cover a wide variety of research areas.

On behalf of the guest editorial committee, I would like to express our sincere appreciation to all authors of papers submitted to this special section. I would also like to express my thanks to all members of the guest editorial committee and all reviewers for their work on selecting papers. I should thank Prof. Shimpei Sato, Tokyo Institute of Technology and Prof. Hiroyuki Tomiyama, Ritsumeikan University for their work as Guest Editors. Thanks are also due to the IEICE headquarters for the support to this special section.

Special Section Editorial Committee Members Guest Editors: Shimpei Sato (Tokyo Inst. of Tech.), Hiroyuki Tomiyama (Ritsumeikan Univ.) Guest Associate Editors:

Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (The Univ. of Tokyo), Tohru Ishihara (Nagoya Univ.), Kazuhito Ito (Saitama Univ.), Kenichi Okada (Tokyo Inst. of Tech.), Toshiki Kanamoto (Hirosaki Univ.), Shinji Kimura (Waseda Univ.), Atsushi Kurokawa (Hirosaki Univ.), Yukihide Kohira (Univ. of Aizu), Satoshi Komatsu (Tokyo Denki Univ.), Hiroshi Saito (Univ. of Aizu), Yuichiro Shibata (Nagasaki Univ.), Kenshu Seto (Tokyo City Univ.), Tian Song (Tokushima Univ.), Kazuyoshi Takagi (Mie Univ.), Takashi Takenaka (NEC), Qian Zhao (Kyushu Inst. of Tech.), Nozomu Togawa (Waseda Univ.), Shigetoshi Nakatake (Univ. of Kitakyushu), Yuichi Nakamura (NEC), Masanori Hashimoto (Osaka Univ.), Hiroyuki Higuchi (Fujitsu Lab.), Tetsuya Hirose (Osaka Univ.), Matthieu Parizy (Fujitsu Lab.), Takeshi Matsumoto (Ishikawa Nat'l Coll. of Tech.), Yukiya Miura (Tokyo Metropolitan Univ.), Yukio Mitsuyama (Kochi Univ. of Tech.), Shin-ichi Minato (Kyoto Univ.), Kousuke Miyaji (Shinshu Univ.), Shigeru Yamashita (Ritsumeikan Univ.), Yasushi Yuminaka (Gunma Univ.), Masaya Yoshikawa (Meijo Univ.), Hiroyuki Yotsuyanagi (Tokushima Univ.), Takayuki Watanabe (Univ. of Shizuoka)

Noriyuki Minegishi, Guest Editor-in-Chief

Noriyuki Minegishi (*Member*) received a Ph.D in Electrical Engineering and Computer Science from Kanazawa University in 2005. He joined Mitsubishi Electric Corporation in 1985, where he is a currently a chief researcher. His research interests include data analysis and optimization, data assimilation, prognostics health management, formal methods design and IIoT architecture. He was Chair of VLSI Design, IEICE. He is a visiting professor of Kanazawa University since 2014.

