A 256-bit $mathbb{F}_p$ ECDSA crypto processor featuring low latency, low energy consumption and capability of changing the Elliptic curve parameters is designed and fabricated in SOTB 65nm CMOS process. We have demonstrated the lowest ever reported signature generation time of 31.3 μs at 238MHz clock frequency. Energy consumption is 3.28 μJ/signature-generation, which is same as the lowest reported till date. We have also derived addition formulae on Elliptic curve useful for reduce the number of registers and operation cycles.
Shotaro SUGIYAMA
The University of Tokyo
Hiromitsu AWANO
The University of Tokyo
Makoto IKEDA
The University of Tokyo
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Shotaro SUGIYAMA, Hiromitsu AWANO, Makoto IKEDA, "Low Latency 256-bit $mathbb{F}_p$ ECDSA Signature Generation Crypto Processor" in IEICE TRANSACTIONS on Fundamentals,
vol. E101-A, no. 12, pp. 2290-2296, December 2018, doi: 10.1587/transfun.E101.A.2290.
Abstract: A 256-bit $mathbb{F}_p$ ECDSA crypto processor featuring low latency, low energy consumption and capability of changing the Elliptic curve parameters is designed and fabricated in SOTB 65nm CMOS process. We have demonstrated the lowest ever reported signature generation time of 31.3 μs at 238MHz clock frequency. Energy consumption is 3.28 μJ/signature-generation, which is same as the lowest reported till date. We have also derived addition formulae on Elliptic curve useful for reduce the number of registers and operation cycles.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E101.A.2290/_p
Copy
@ARTICLE{e101-a_12_2290,
author={Shotaro SUGIYAMA, Hiromitsu AWANO, Makoto IKEDA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Low Latency 256-bit $mathbb{F}_p$ ECDSA Signature Generation Crypto Processor},
year={2018},
volume={E101-A},
number={12},
pages={2290-2296},
abstract={A 256-bit $mathbb{F}_p$ ECDSA crypto processor featuring low latency, low energy consumption and capability of changing the Elliptic curve parameters is designed and fabricated in SOTB 65nm CMOS process. We have demonstrated the lowest ever reported signature generation time of 31.3 μs at 238MHz clock frequency. Energy consumption is 3.28 μJ/signature-generation, which is same as the lowest reported till date. We have also derived addition formulae on Elliptic curve useful for reduce the number of registers and operation cycles.},
keywords={},
doi={10.1587/transfun.E101.A.2290},
ISSN={1745-1337},
month={December},}
Copy
TY - JOUR
TI - Low Latency 256-bit $mathbb{F}_p$ ECDSA Signature Generation Crypto Processor
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2290
EP - 2296
AU - Shotaro SUGIYAMA
AU - Hiromitsu AWANO
AU - Makoto IKEDA
PY - 2018
DO - 10.1587/transfun.E101.A.2290
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E101-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2018
AB - A 256-bit $mathbb{F}_p$ ECDSA crypto processor featuring low latency, low energy consumption and capability of changing the Elliptic curve parameters is designed and fabricated in SOTB 65nm CMOS process. We have demonstrated the lowest ever reported signature generation time of 31.3 μs at 238MHz clock frequency. Energy consumption is 3.28 μJ/signature-generation, which is same as the lowest reported till date. We have also derived addition formulae on Elliptic curve useful for reduce the number of registers and operation cycles.
ER -