In this paper we present a 0.25–1.0 V, 0.1–200 MHz, 25632, 65 nm SRAM macro. The main design techniques include a bitline leakage prediction scheme and a non-trimmed non-strobed sense amplifier to deal with process and runtime variations and data dependence.