The search functionality is under construction.

Author Search Result

[Author] Kenichi TAIRA(2hit)

1-2hit
  • Quantum-Dot Based Opto-Electronic Device

    Kazumasa NOMOTO  Ryuichi UGAJIN  Toshi-kazu SUZUKI  Kenichi TAIRA  Ichiro HASE  

     
    PAPER

      Vol:
    E81-C No:1
      Page(s):
    8-15

    We propose a novel opto-electronic memory device using a single quantum dot (QD) and a logic device using coupled QDs (CQD) which performs (N)AND and (N)OR operations simultaneously. In both devices, occupation/unoccupation by a single electron in a QD is viewed as a bit 1/0 and data input/output (I/O) is performed by irradiation/absorption of photons. The (N)AND/(N)OR operations are performed by the relaxation of the electronic system to the Fock ground state which depends on the number of electrons in the CQD. When the device is constructed of semiconductor nanostructures, the main relaxation process is LA-phonon emission from an electron. Theoretical analysis of the device shows that (i) the error probability in the final state converges with the probability with which the system takes excited states at thermal equilibrium, i. e. , depends only on the dissipation energy and becomes smaller as the dissipation energy becomes larger, and (ii) the speed of operation depends on both the dissipation energy and dissipative interactions and becomes slower as the dissipation energy becomes larger if LA-phonon emission is taken into account. If the QDs are InAs cubes with sides of 10 nm and they are separated by the AlSb barrier with a width of 10 nm, the speed of operation and the error probability are estimated to be about 1 ns and about 0. 2 at 77 K, respectively. The basic idea of the device is applicable to two-dimensional (2D) pattern processing if the devices are arranged in a 2D array.

  • Electron Transport in GaSb/InAs Hot Electron Transistor Grown by Metalorganic Chemical Vapor Deposition

    Kenji FUNATO  Kenichi TAIRA  Fumihiko NAKAMURA  Hiroji KAWAI  

     
    PAPER

      Vol:
    E76-C No:9
      Page(s):
    1384-1391

    GaSb/InAs hot electron transistors (HETs) composed of a type-II misaligned quantum well operate at room temperature. The collector current is well described by the thermionic emission from the emitter. In order to get insight of the electron transport in the HET, the base width was varied or the collector barrier was modulated. The emitter's barrier height for the thermionic emission decreases with decreasing base width. This is caused by the increase of the quantum confinement energy in the InAs base with decreasing base width. Among HETs with a GaSb collector, a GaInSb abrupt layer, or a GaInSb graded layer at the collector edge, the latter type has the largest collector current. This indicates that collector grading reduces not only the collector barrier height, but also the quantum mechanical reflection of electrons. Collector-graded HETs with a 5 nm-thick base show a current gain of 8. The sheet resistance of InAs base is one order of magnitude less than bulk InAs without doping. This reduction is partly due to the accumulation of electrons transferred from the GaSb valence band to the InAs conduction band.