The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Suk-Hyon YOON(2hit)

1-2hit
  • Multistage Decision Feedback Channel Estimation for DS/CDMA Systems with M-Ary Orthogonal Modulation

    Suk-Hyon YOON  Dae-Ki HONG  Young-Hwan YOU  Chang-Eon KANG  Daesik HONG  

     
    LETTER-Wireless Communication Technology

      Vol:
    E84-B No:8
      Page(s):
    2305-2308

    In [3], the decision feedback channel estimation (DFCE) for M-ary orthogonal modulation in direct sequence/code division multiple access (DS/CDMA) systems was proposed. However, the performance of the DFCE in the multiuser environment is severely degraded due to multiple access interference (MAI). In this letter, to overcome this problem, we modify the DFCE as multistage configurations using a multistage parallel interference cancellation (PIC) scheme. According to the results of our simulations, the performance of coherent demodulation using the proposed multistage DFCE is significantly improved in comparison with conventional demodulation in [3].

  • Design for a Turbo-Code Decoder Using a Block-Wise Algorithm

    Goo-Hyun PARK  Suk-Hyon YOON  Daesik HONG  Chang-Eon KANG  

     
    LETTER-Wireless Communication Technology

      Vol:
    E85-B No:2
      Page(s):
    559-564

    Several implementation methods for a MAP decoder are proposed in this paper. Using a novel pipeline structured time-shared process, the authors are able to efficiently overcome the restrictions imposed by the recursion process on state metrics, and the complexity of the MAP decoder can be reduced to a level on the order of a SOVA (Soft Output Viterbi Algorithm) decoder. In addition, the authors propose an efficient controller structure that can be used for variable frame-size systems such as cdma-2000. The MAP decoder using a block-wise algorithm designed here was implemented in only one 20,000 gate circuit. It was validated by VHDL, which was compared with the results of the initial simulation (C programs). The decoder demonstrated a 300 kbps decoding processing ability with 8 iterations on a FPGA circuit, with a deviation only about 0.1-0.2 dB greater than that for an ideal MAP decoder, even when all hardware environments are considered.