1-2hit |
Takashi KURASHINA Satomi OGAWA Kenzo WATANABE
This paper presents a second-generation CMOS current conveyor (CCII) consisting of a rail-to-rail complementary n- and p-channel differential input stage for the voltage input, a class AB push-pull stage for the current input, and current mirrors for the current outputs. The CCII was implemented using a double-poly triple-metal 0.6 µm n-well CMOS process, to confirm its operation experimentally. A prototype chip achieves a rail-to-rail swing 2.3 V under 2.5 V power supplies and shows the exact voltage and current following performances up to 100 MHz. Because of its high performances, the CCII proposed herein is quite useful for a building block of current-mode circuits.
Takashi KURASHINA Satomi OGAWA Kenzo WATANABE
A second-generation CMOS current conveyor (CCII) consisting of a rail-to-rail complementary N- and P-channel differential input stage for the voltage input, a class AB push-pull stage for the current input, and current mirrors for the current outputs is developed. The CCII was implemented using a double-poly triple-metal 0.6 µm n-well CMOS process, to confirm its operation experimentally. A prototype chip achieves a rail-to-rail swing 2.4 V under 2.5 V power supplies and shows the exact voltage and current following performances up to 100 MHz. These performances make the CCII proposed herein quite useful for a building block of current-mode circuits. The prototype CCII is applied to current-mode filters to demonstrate the wideband signal processing capabilities.