The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Yan REN(4hit)

1-4hit
  • Multiple Attribute Authorities Attribute-Based Designated Confirmer Signature Scheme with Unified Verification

    Yan REN  Guilin WANG  Yunhong HU  Qiuyan WANG  

     
    LETTER-Cryptography and Information Security

      Vol:
    E98-A No:11
      Page(s):
    2341-2348

    In this paper, we first propose a notion of multiple authorities attribute-based designated confirmer signature scheme with unified verification. In a multiple authorities attribute-based designated confirmer signature scheme with unified verification, both the signer and the designated confirmer can run the same protocols to confirm a valid signature or disavow an invalid signature. Then, we construct a multiple authorities attribute-based designated confirmer signature scheme with unified verification. Finally, we prove the correctness and security of the proposed scheme.

  • A Monolithic Sub-sampling PLL based 6–18 GHz Frequency Synthesizer for C, X, Ku Band Communication

    Hanchao ZHOU  Ning ZHU  Wei LI  Zibo ZHOU  Ning LI  Junyan REN  

     
    PAPER-Microwaves, Millimeter-Waves

      Vol:
    E98-C No:1
      Page(s):
    16-27

    A monolithic frequency synthesizer with wide tuning range, low phase noise and spurs was realized in 0.13,$mu$m CMOS technology. It consists of an analog PLL, a harmonic-rejection mixer and injection-locked frequency doublers to cover the whole 6--18,GHz frequency range. To achieve a low phase noise performance, a sub-sampling PLL with non-dividers was employed. The synthesizer can achieve phase noise $-$113.7,dBc/Hz@100,kHz in the best case and the reference spur is below $-$60,dBc. The core of the synthesizer consumes about 110,mA*1.2,V.

  • Greedy Approach Based Heuristics for Partitioning Sparse Matrices

    Jiasen HUANG  Junyan REN  Wei LI  

     
    LETTER-Fundamentals of Information Systems

      Pubricized:
    2015/07/02
      Vol:
    E98-D No:10
      Page(s):
    1847-1851

    Sparse Matrix-Vector Multiplication (SpMxV) is widely used in many high-performance computing applications, including information retrieval, medical imaging, and economic modeling. To eliminate the overhead of zero padding in SpMxV, prior works have focused on partitioning a sparse matrix into row vectors sets (RVS's) or sub-matrices. However, performance was still degraded due to the sparsity pattern of a sparse matrix. In this letter, we propose a heuristics, called recursive merging, which uses a greedy approach to recursively merge those row vectors of nonzeros in a matrix into the RVS's, such that each set included is ensured a local optimal solution. For ten uneven benchmark matrices from the University of Florida Sparse Matrix Collection, our proposed partitioning algorithm is always identified as the method with the highest mean density (over 96%), but with the lowest average relative difference (below 0.07%) over computing powers.

  • A 22-mW 2.2%-EVM UWB Transmitter Using On-Chip Transformer and LO Leakage Calibration

    Yunfeng CHEN  Renliang ZHENG  Haipeng FU  Wei LI  Ning LI  Junyan REN  

     
    BRIEF PAPER-Integrated Electronics

      Vol:
    E94-C No:10
      Page(s):
    1706-1708

    A MB-OFDM UWB transmitter with on-chip transformer and LO leakage calibration for WiMedia bandgroup 1 is presented. The measurements show a gain-flatness of 1 dB, an LOLRR of -53 dBc/-43 dBc (wi/o cali), an EVM of 2.2% with a power consumption of 22 mW and an area of 1.26 mm2.