The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Yoshinari HACHISU(2hit)

1-2hit
  • A CASE Tool Platform for an Object Oriented Language

    Yoshinari HACHISU  Shinichirou YAMAMOTO  Kiyoshi AGUSA  

     
    PAPER-Sofware System

      Vol:
    E82-D No:5
      Page(s):
    977-984

    In this paper, we propose a CASE tool platform for Java, called Japid. A CASE tool platform provides various information of source programs and helps CASE tool developers to develop their tools rapidly and easily. Japid has three advanced features: linking fine grained databases dynamically, permitting developers to define their own views, and changing source programs preserving syntactic and semantic constraints. We have made some experiments and developed some CASE tools to show effectiveness of our approach.

  • An Efficient Implementation of Term Rewriting System on a Distributed Memory Architecture

    Yoshinari HACHISU  Shinichirou YAMAMOTO  Takeshi HAMAGUCHI  Kiyoshi AGUSA  

     
    PAPER

      Vol:
    E80-D No:4
      Page(s):
    510-517

    Term Rewriting System (TRS) is a model of computation and it is used in various application such as algebraic specification. TRS has an inherent concurrency and it is suitable for parallel computing. We have already proposed BOB (Bundle Of Branches), which is a mechanism of data management for parallel rewriting. We have proposed a model of parallel rewriting using BOB and implemented a TRS simulator based on this model on a shared memory parallel computer. Because it fully depends on the feature of a shared memory architecture, that is, a process can access any memory element, it is hard to transport it on a distributed memory parallel computer. In this paper, we propose autonomous BOB model. This model is suitable for a distributed memory architecture since a process uses message passing protocol and the method of load balancing is provided. We implement a TRS simulator using this model on a distributed memory architecture and it runs about 30 times faster on 64 processors than on a single processor.