1-2hit |
Pedro PEREZ MUÑOZ Renan QUIJANO CETINA Manuel FLOTA BAÑUELOS Alejandro CASTILLO ATOCHE
A novel real-time solar photovoltaic (SPV) emulator system, based on a systolic array network (SAN), is presented. This architecture follows the piecewise polynomial approximation and parallel computing techniques, and shows its capability to generate high-accuracy I-V, P-V curves, instead of traditional DSP and lookup table-based SPV systems.
Shinobu NAGAYAMA Tsutomu SASAO Jon T. BUTLER
Numerical function generators (NFGs) realize arithmetic functions, such as ex,sin(πx), and , in hardware. They are used in applications where high-speed is essential, such as in digital signal or graphics applications. We introduce the edge-valued binary decision diagram (EVBDD) as a means of reducing the delay and memory requirements in NFGs. We also introduce a recursive segmentation algorithm, which divides the domain of the function to be realized into segments, where the given function is realized as a polynomial. This design reduces the size of the multiplier needed and thus reduces delay. It is also shown that an adder can be replaced by a set of 2-input AND gates, further reducing delay. We compare our results to NFGs designed with multi-terminal BDDs (MTBDDs). We show that EVBDDs yield a design that has, on the average, only 39% of the memory and 58% of the delay of NFGs designed using MTBDDs.