The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] speed independence(2hit)

1-2hit
  • Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers

    Jordi CORTADELLA  Michael KISHINEVSKY  Alex KONDRATYEV  Luciano LAVAGNO  Alexandre YAKOVLEV  

     
    PAPER-Synthesis

      Vol:
    E80-D No:3
      Page(s):
    315-325

    Petrify is a tool for (1) manipulating concurrent specifications and (2) synthesis and optimization of asynchronous control circuits. Given a Petri Net (PN), a Signal Transition Graph (STG), or a Transition System (TS) it (1) generates another PN or STG which is simpler than the original description and (2) produces an optimized net-list of an asynchronous controller in the target gate library while preserving the specified input-output behavior. An ability of back-annotating to the specification level helps the designer to control the design process. For transforming a specification petrify performs a token flow analysis of the initial PN and produces a transition system (TS). In the initial TS, all transitions with the same label are considered as one event. The TS is then transformed and transitions relabeled to fulfill the conditions required to obtain a safe irredundant PN. For synthesis of an asynchronous circuit petrify performs state assignment by solving the Complete State Coding problem. State assignment is coupled with logic minimization and speed-independent technology mapping to a target library. The final net-list is guaranteed to be speed-independent, i.e., hazard-free under any distribution of gate delays and multiple input changes satisfying the initial specification. The tool has been used for synthesis of PNs and PNs composition, synthesis and re-synthesis of asynchronous controllers and can be also applied in areas related with the analysis of concurrent programs. This paper provides an overview of petrify and the theory behind its main functions.

  • On Deriving Logic Functions of Asynchronous Circuits by STG Unfoldings

    Toshiyuki MIYAMOTO  Sadatoshi KUMAGAI  

     
    PAPER-Synthesis

      Vol:
    E80-D No:3
      Page(s):
    336-343

    Signal Transition Graphs (STG's) are Petri nets, which were introduced to represent a behavior of asynchronous circuits. To derive logic functions from an STG, the reachability graph should be constructed. In the verification of STG's some method based on an Occurrence net (OCN) and its prefix, called an unfolding, has been proposed. OCN's can represent both causality and concurrency between two nodes by net structure. In this paper, we propose a method to derive a logic function by generating sub state space of a given STG using the structural properties of OCN.