A stability of the cascade two-stage Power-Factor-Correction converter is investigated. The first stage is boost PFC converter to achieve a near unity power factor and the second stage is forward converter to regulate the output voltage. Previous researches studied the system using linear analysis. However, PFC boost converter is a nonlinear circuit due to the existence of the multiplier and the large variation of the duty cycle. Moreover, the effect of the second stage DC/DC converter on the first stage PFC converter adds more complexity to the nonlinear circuit. In this issue, low-frequency instability has been detected in the two-stage PFC converter assuring the limitation of the prior linear models. Therefore, nonlinear model is proposed to detected and explain these instabilities. The borderlines between stable and unstable operation has been made clear. It is cleared that feedback gains of the first stage PFC and the second stage DC/DC converters are the main affected parts to the total system stability. Then, a simplified nonlinear model is provided. Experiment confirm the two models with a good agreement. These nonlinear models have introduced new PFC design scheme by choosing the minimum required output capacitor and the feedback loop design.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Mohamed ORABI, Tamotsu NINOMIYA, "Stability Investigation of the Cascade Two-Stage PFC Converter" in IEICE TRANSACTIONS on Communications,
vol. E87-B, no. 12, pp. 3506-3514, December 2004, doi: .
Abstract: A stability of the cascade two-stage Power-Factor-Correction converter is investigated. The first stage is boost PFC converter to achieve a near unity power factor and the second stage is forward converter to regulate the output voltage. Previous researches studied the system using linear analysis. However, PFC boost converter is a nonlinear circuit due to the existence of the multiplier and the large variation of the duty cycle. Moreover, the effect of the second stage DC/DC converter on the first stage PFC converter adds more complexity to the nonlinear circuit. In this issue, low-frequency instability has been detected in the two-stage PFC converter assuring the limitation of the prior linear models. Therefore, nonlinear model is proposed to detected and explain these instabilities. The borderlines between stable and unstable operation has been made clear. It is cleared that feedback gains of the first stage PFC and the second stage DC/DC converters are the main affected parts to the total system stability. Then, a simplified nonlinear model is provided. Experiment confirm the two models with a good agreement. These nonlinear models have introduced new PFC design scheme by choosing the minimum required output capacitor and the feedback loop design.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e87-b_12_3506/_p
Copy
@ARTICLE{e87-b_12_3506,
author={Mohamed ORABI, Tamotsu NINOMIYA, },
journal={IEICE TRANSACTIONS on Communications},
title={Stability Investigation of the Cascade Two-Stage PFC Converter},
year={2004},
volume={E87-B},
number={12},
pages={3506-3514},
abstract={A stability of the cascade two-stage Power-Factor-Correction converter is investigated. The first stage is boost PFC converter to achieve a near unity power factor and the second stage is forward converter to regulate the output voltage. Previous researches studied the system using linear analysis. However, PFC boost converter is a nonlinear circuit due to the existence of the multiplier and the large variation of the duty cycle. Moreover, the effect of the second stage DC/DC converter on the first stage PFC converter adds more complexity to the nonlinear circuit. In this issue, low-frequency instability has been detected in the two-stage PFC converter assuring the limitation of the prior linear models. Therefore, nonlinear model is proposed to detected and explain these instabilities. The borderlines between stable and unstable operation has been made clear. It is cleared that feedback gains of the first stage PFC and the second stage DC/DC converters are the main affected parts to the total system stability. Then, a simplified nonlinear model is provided. Experiment confirm the two models with a good agreement. These nonlinear models have introduced new PFC design scheme by choosing the minimum required output capacitor and the feedback loop design.},
keywords={},
doi={},
ISSN={},
month={December},}
Copy
TY - JOUR
TI - Stability Investigation of the Cascade Two-Stage PFC Converter
T2 - IEICE TRANSACTIONS on Communications
SP - 3506
EP - 3514
AU - Mohamed ORABI
AU - Tamotsu NINOMIYA
PY - 2004
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E87-B
IS - 12
JA - IEICE TRANSACTIONS on Communications
Y1 - December 2004
AB - A stability of the cascade two-stage Power-Factor-Correction converter is investigated. The first stage is boost PFC converter to achieve a near unity power factor and the second stage is forward converter to regulate the output voltage. Previous researches studied the system using linear analysis. However, PFC boost converter is a nonlinear circuit due to the existence of the multiplier and the large variation of the duty cycle. Moreover, the effect of the second stage DC/DC converter on the first stage PFC converter adds more complexity to the nonlinear circuit. In this issue, low-frequency instability has been detected in the two-stage PFC converter assuring the limitation of the prior linear models. Therefore, nonlinear model is proposed to detected and explain these instabilities. The borderlines between stable and unstable operation has been made clear. It is cleared that feedback gains of the first stage PFC and the second stage DC/DC converters are the main affected parts to the total system stability. Then, a simplified nonlinear model is provided. Experiment confirm the two models with a good agreement. These nonlinear models have introduced new PFC design scheme by choosing the minimum required output capacitor and the feedback loop design.
ER -