A Plan-Generation-Evaluation Framework for Design Space Exploration of Digital Systems Design
Summary :
Modern digital systems design requires us to explore a large and complex design space to find a best configuration which satisfies design requirements. Such exploration requires a sound representation of design space from which design candidates are efficiently generated, each of which then is evaluated. This paper proposes a plan-generation-evaluation framework which supports a complete process of such design space exploration. The plan phase constitutes a design space of all possible design alternatives by means of a formally defined representation scheme of attributed AND-OR graph. The generation phase generates a set of candidates by algorithmic pruning of the design space in an attributed AND-OR graph with respect to design requirements as well as architectural constraints. Finally, the evaluation phase measures performance of design candidates in a pruned graph to select a best one. A complete process of cache design is exemplified to show the effectiveness of the proposed framework.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E89-A No.3 pp.772-781
- Publication Date
- 2006/03/01
- Publicized
- Online ISSN
- 1745-1337
- DOI
- 10.1093/ietfec/e89-a.3.772
- Type of Manuscript
- PAPER
- Category
- VLSI Design Technology and CAD
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Jun Kyoung KIM, Tag Gon KIM, "A Plan-Generation-Evaluation Framework for Design Space Exploration of Digital Systems Design" in IEICE TRANSACTIONS on Fundamentals,
vol. E89-A, no. 3, pp. 772-781, March 2006, doi: 10.1093/ietfec/e89-a.3.772.
Abstract: Modern digital systems design requires us to explore a large and complex design space to find a best configuration which satisfies design requirements. Such exploration requires a sound representation of design space from which design candidates are efficiently generated, each of which then is evaluated. This paper proposes a plan-generation-evaluation framework which supports a complete process of such design space exploration. The plan phase constitutes a design space of all possible design alternatives by means of a formally defined representation scheme of attributed AND-OR graph. The generation phase generates a set of candidates by algorithmic pruning of the design space in an attributed AND-OR graph with respect to design requirements as well as architectural constraints. Finally, the evaluation phase measures performance of design candidates in a pruned graph to select a best one. A complete process of cache design is exemplified to show the effectiveness of the proposed framework.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e89-a.3.772/_p
Copy
@ARTICLE{e89-a_3_772,
author={Jun Kyoung KIM, Tag Gon KIM, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Plan-Generation-Evaluation Framework for Design Space Exploration of Digital Systems Design},
year={2006},
volume={E89-A},
number={3},
pages={772-781},
abstract={Modern digital systems design requires us to explore a large and complex design space to find a best configuration which satisfies design requirements. Such exploration requires a sound representation of design space from which design candidates are efficiently generated, each of which then is evaluated. This paper proposes a plan-generation-evaluation framework which supports a complete process of such design space exploration. The plan phase constitutes a design space of all possible design alternatives by means of a formally defined representation scheme of attributed AND-OR graph. The generation phase generates a set of candidates by algorithmic pruning of the design space in an attributed AND-OR graph with respect to design requirements as well as architectural constraints. Finally, the evaluation phase measures performance of design candidates in a pruned graph to select a best one. A complete process of cache design is exemplified to show the effectiveness of the proposed framework.},
keywords={},
doi={10.1093/ietfec/e89-a.3.772},
ISSN={1745-1337},
month={March},}
Copy
TY - JOUR
TI - A Plan-Generation-Evaluation Framework for Design Space Exploration of Digital Systems Design
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 772
EP - 781
AU - Jun Kyoung KIM
AU - Tag Gon KIM
PY - 2006
DO - 10.1093/ietfec/e89-a.3.772
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E89-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 2006
AB - Modern digital systems design requires us to explore a large and complex design space to find a best configuration which satisfies design requirements. Such exploration requires a sound representation of design space from which design candidates are efficiently generated, each of which then is evaluated. This paper proposes a plan-generation-evaluation framework which supports a complete process of such design space exploration. The plan phase constitutes a design space of all possible design alternatives by means of a formally defined representation scheme of attributed AND-OR graph. The generation phase generates a set of candidates by algorithmic pruning of the design space in an attributed AND-OR graph with respect to design requirements as well as architectural constraints. Finally, the evaluation phase measures performance of design candidates in a pruned graph to select a best one. A complete process of cache design is exemplified to show the effectiveness of the proposed framework.
ER -
English
