IEICE TRANSACTIONS on Fundamentals
A Fuzzy-Theoretic Block Placement Algorithm for VLSI Design
Summary :
In this research report a new VLSI block placement algorithm based on the Fuzzy theory is presented. The algorithm has such a feature that many factors related to the cost and performance of VLSI chips can be simultaneously considered. First, we explain the rules used to estimate the routes of wires. Using these rules the chip size containing the wiring space can be estimated. Then, three membership functions corresponding to the wire length and chip size are defined on the basis of the Fuzzy theory. Next, the Fuzzy inference space is introduced in order to determine the position of the VLSI blocks by using the membership functions, and a block placement algorithm using the Fuzzy inference is proposed. In the algorithm, the set of blocks is partitioned into subsets called piled blocks, the blocks in each subset are piled up from the bottom of the chip, and the piled blocks are arranged from the left side to the right side of the chip. In this placement process, Fuzzy inference is used as a criteria corresponding to the wire length and chip area to choose a candidate of block to be located. Experimental results are shown, and they are far superior to those obtained by other methods published in the literature so far.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E74-A No.10 pp.3065-3071
- Publication Date
- 1991/10/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Issue on JTC-CSCC '90)
- Category
- VLSI Design Technology
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Z. C. GU, Shoichiro YAMADA, Shojiro YONEDA, "A Fuzzy-Theoretic Block Placement Algorithm for VLSI Design" in IEICE TRANSACTIONS on Fundamentals,
vol. E74-A, no. 10, pp. 3065-3071, October 1991, doi: .
Abstract: In this research report a new VLSI block placement algorithm based on the Fuzzy theory is presented. The algorithm has such a feature that many factors related to the cost and performance of VLSI chips can be simultaneously considered. First, we explain the rules used to estimate the routes of wires. Using these rules the chip size containing the wiring space can be estimated. Then, three membership functions corresponding to the wire length and chip size are defined on the basis of the Fuzzy theory. Next, the Fuzzy inference space is introduced in order to determine the position of the VLSI blocks by using the membership functions, and a block placement algorithm using the Fuzzy inference is proposed. In the algorithm, the set of blocks is partitioned into subsets called piled blocks, the blocks in each subset are piled up from the bottom of the chip, and the piled blocks are arranged from the left side to the right side of the chip. In this placement process, Fuzzy inference is used as a criteria corresponding to the wire length and chip area to choose a candidate of block to be located. Experimental results are shown, and they are far superior to those obtained by other methods published in the literature so far.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e74-a_10_3065/_p
Copy
@ARTICLE{e74-a_10_3065,
author={Z. C. GU, Shoichiro YAMADA, Shojiro YONEDA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Fuzzy-Theoretic Block Placement Algorithm for VLSI Design},
year={1991},
volume={E74-A},
number={10},
pages={3065-3071},
abstract={In this research report a new VLSI block placement algorithm based on the Fuzzy theory is presented. The algorithm has such a feature that many factors related to the cost and performance of VLSI chips can be simultaneously considered. First, we explain the rules used to estimate the routes of wires. Using these rules the chip size containing the wiring space can be estimated. Then, three membership functions corresponding to the wire length and chip size are defined on the basis of the Fuzzy theory. Next, the Fuzzy inference space is introduced in order to determine the position of the VLSI blocks by using the membership functions, and a block placement algorithm using the Fuzzy inference is proposed. In the algorithm, the set of blocks is partitioned into subsets called piled blocks, the blocks in each subset are piled up from the bottom of the chip, and the piled blocks are arranged from the left side to the right side of the chip. In this placement process, Fuzzy inference is used as a criteria corresponding to the wire length and chip area to choose a candidate of block to be located. Experimental results are shown, and they are far superior to those obtained by other methods published in the literature so far.},
keywords={},
doi={},
ISSN={},
month={October},}
Copy
TY - JOUR
TI - A Fuzzy-Theoretic Block Placement Algorithm for VLSI Design
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 3065
EP - 3071
AU - Z. C. GU
AU - Shoichiro YAMADA
AU - Shojiro YONEDA
PY - 1991
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E74-A
IS - 10
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - October 1991
AB - In this research report a new VLSI block placement algorithm based on the Fuzzy theory is presented. The algorithm has such a feature that many factors related to the cost and performance of VLSI chips can be simultaneously considered. First, we explain the rules used to estimate the routes of wires. Using these rules the chip size containing the wiring space can be estimated. Then, three membership functions corresponding to the wire length and chip size are defined on the basis of the Fuzzy theory. Next, the Fuzzy inference space is introduced in order to determine the position of the VLSI blocks by using the membership functions, and a block placement algorithm using the Fuzzy inference is proposed. In the algorithm, the set of blocks is partitioned into subsets called piled blocks, the blocks in each subset are piled up from the bottom of the chip, and the piled blocks are arranged from the left side to the right side of the chip. In this placement process, Fuzzy inference is used as a criteria corresponding to the wire length and chip area to choose a candidate of block to be located. Experimental results are shown, and they are far superior to those obtained by other methods published in the literature so far.
ER -
English
