Mincut Partitioning Acceleration Using Hardware CAD Accelerator TP5000
Summary :
This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. When using a parallel computer, it is important to have many processors always active, also the quality of the partitioning must not be sacrificed. Out approach covers both speed and quality. We choose the hardware CAD accelerator TP5000 to implement our approach, which consists of dedicated Very Long Instruction Word (VLIW) processors with high-speed interconnections. The TP5000 allows its connections to be reconfigured to optimize the data pipelines. We estimate that the speed of our approach using 10 processors on the TP5000 is 30 times faster than a SPARCStation-10.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E78-A No.12 pp.1785-1792
- Publication Date
- 1995/12/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Masahiro SANO, Shintaro SHIMOGORI, Fumiyasu HIROSE, "Mincut Partitioning Acceleration Using Hardware CAD Accelerator TP5000" in IEICE TRANSACTIONS on Fundamentals,
vol. E78-A, no. 12, pp. 1785-1792, December 1995, doi: .
Abstract: This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. When using a parallel computer, it is important to have many processors always active, also the quality of the partitioning must not be sacrificed. Out approach covers both speed and quality. We choose the hardware CAD accelerator TP5000 to implement our approach, which consists of dedicated Very Long Instruction Word (VLIW) processors with high-speed interconnections. The TP5000 allows its connections to be reconfigured to optimize the data pipelines. We estimate that the speed of our approach using 10 processors on the TP5000 is 30 times faster than a SPARCStation-10.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e78-a_12_1785/_p
Copy
@ARTICLE{e78-a_12_1785,
author={Masahiro SANO, Shintaro SHIMOGORI, Fumiyasu HIROSE, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Mincut Partitioning Acceleration Using Hardware CAD Accelerator TP5000},
year={1995},
volume={E78-A},
number={12},
pages={1785-1792},
abstract={This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. When using a parallel computer, it is important to have many processors always active, also the quality of the partitioning must not be sacrificed. Out approach covers both speed and quality. We choose the hardware CAD accelerator TP5000 to implement our approach, which consists of dedicated Very Long Instruction Word (VLIW) processors with high-speed interconnections. The TP5000 allows its connections to be reconfigured to optimize the data pipelines. We estimate that the speed of our approach using 10 processors on the TP5000 is 30 times faster than a SPARCStation-10.},
keywords={},
doi={},
ISSN={},
month={December},}
Copy
TY - JOUR
TI - Mincut Partitioning Acceleration Using Hardware CAD Accelerator TP5000
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1785
EP - 1792
AU - Masahiro SANO
AU - Shintaro SHIMOGORI
AU - Fumiyasu HIROSE
PY - 1995
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E78-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 1995
AB - This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. When using a parallel computer, it is important to have many processors always active, also the quality of the partitioning must not be sacrificed. Out approach covers both speed and quality. We choose the hardware CAD accelerator TP5000 to implement our approach, which consists of dedicated Very Long Instruction Word (VLIW) processors with high-speed interconnections. The TP5000 allows its connections to be reconfigured to optimize the data pipelines. We estimate that the speed of our approach using 10 processors on the TP5000 is 30 times faster than a SPARCStation-10.
ER -
English
