In this paper, we propose a modified Hamming network which contains less connection numbers and faster convergence speed. Besides, the real weight of subnet can also be transformed into integer weight. As so it is suitable for the hardware implementation of VLSI.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Shun-Hsyung CHANG, Shou-Yih LU, "Modified Version of Hamming Network" in IEICE TRANSACTIONS on Fundamentals,
vol. E79-A, no. 10, pp. 1722-1724, October 1996, doi: .
Abstract: In this paper, we propose a modified Hamming network which contains less connection numbers and faster convergence speed. Besides, the real weight of subnet can also be transformed into integer weight. As so it is suitable for the hardware implementation of VLSI.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e79-a_10_1722/_p
Copy
@ARTICLE{e79-a_10_1722,
author={Shun-Hsyung CHANG, Shou-Yih LU, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Modified Version of Hamming Network},
year={1996},
volume={E79-A},
number={10},
pages={1722-1724},
abstract={In this paper, we propose a modified Hamming network which contains less connection numbers and faster convergence speed. Besides, the real weight of subnet can also be transformed into integer weight. As so it is suitable for the hardware implementation of VLSI.},
keywords={},
doi={},
ISSN={},
month={October},}
Copy
TY - JOUR
TI - Modified Version of Hamming Network
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1722
EP - 1724
AU - Shun-Hsyung CHANG
AU - Shou-Yih LU
PY - 1996
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E79-A
IS - 10
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - October 1996
AB - In this paper, we propose a modified Hamming network which contains less connection numbers and faster convergence speed. Besides, the real weight of subnet can also be transformed into integer weight. As so it is suitable for the hardware implementation of VLSI.
ER -