Simulated Inductance Circuit with Parallel Negative Conductance and Its Application for a Sinusoidal Oscillator
Summary :
This paper is described on the realization of simulated inductance cercuit with parallel negative conductance and its application for an oscillator. The design's condition for realizing the circuit needs stability, narrow expance of elements, larger dynamic-range and lower sensitivity. A new floating simulated inductance circuit with parallel nagative conductance with two operational amplifiers, four resistors, and four capacitors is created by using the design's algorithm. And the elements sensitivity of the simulated circuit is superior to that of the conventional circuits. By experimenting with a resonance circuit, the author tested the sinusoidal oscillator's circuit of a parallel -GLC as an application in order to confirm the operation of the simulated inductance circuit with parallel negative conductance.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E79-A No.5 pp.634-638
- Publication Date
- 1996/05/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section LETTER (Special Section of Letters Selected from the 1995 Society Conference of IEICE)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yukio IMAI, "Simulated Inductance Circuit with Parallel Negative Conductance and Its Application for a Sinusoidal Oscillator" in IEICE TRANSACTIONS on Fundamentals,
vol. E79-A, no. 5, pp. 634-638, May 1996, doi: .
Abstract: This paper is described on the realization of simulated inductance cercuit with parallel negative conductance and its application for an oscillator. The design's condition for realizing the circuit needs stability, narrow expance of elements, larger dynamic-range and lower sensitivity. A new floating simulated inductance circuit with parallel nagative conductance with two operational amplifiers, four resistors, and four capacitors is created by using the design's algorithm. And the elements sensitivity of the simulated circuit is superior to that of the conventional circuits. By experimenting with a resonance circuit, the author tested the sinusoidal oscillator's circuit of a parallel -GLC as an application in order to confirm the operation of the simulated inductance circuit with parallel negative conductance.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e79-a_5_634/_p
Copy
@ARTICLE{e79-a_5_634,
author={Yukio IMAI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Simulated Inductance Circuit with Parallel Negative Conductance and Its Application for a Sinusoidal Oscillator},
year={1996},
volume={E79-A},
number={5},
pages={634-638},
abstract={This paper is described on the realization of simulated inductance cercuit with parallel negative conductance and its application for an oscillator. The design's condition for realizing the circuit needs stability, narrow expance of elements, larger dynamic-range and lower sensitivity. A new floating simulated inductance circuit with parallel nagative conductance with two operational amplifiers, four resistors, and four capacitors is created by using the design's algorithm. And the elements sensitivity of the simulated circuit is superior to that of the conventional circuits. By experimenting with a resonance circuit, the author tested the sinusoidal oscillator's circuit of a parallel -GLC as an application in order to confirm the operation of the simulated inductance circuit with parallel negative conductance.},
keywords={},
doi={},
ISSN={},
month={May},}
Copy
TY - JOUR
TI - Simulated Inductance Circuit with Parallel Negative Conductance and Its Application for a Sinusoidal Oscillator
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 634
EP - 638
AU - Yukio IMAI
PY - 1996
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E79-A
IS - 5
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - May 1996
AB - This paper is described on the realization of simulated inductance cercuit with parallel negative conductance and its application for an oscillator. The design's condition for realizing the circuit needs stability, narrow expance of elements, larger dynamic-range and lower sensitivity. A new floating simulated inductance circuit with parallel nagative conductance with two operational amplifiers, four resistors, and four capacitors is created by using the design's algorithm. And the elements sensitivity of the simulated circuit is superior to that of the conventional circuits. By experimenting with a resonance circuit, the author tested the sinusoidal oscillator's circuit of a parallel -GLC as an application in order to confirm the operation of the simulated inductance circuit with parallel negative conductance.
ER -
English
