In this paper, we introduce a processor called Media Core Processor (MCP), which targets a system solution for consumer multimedia products. MCP is a heterogeneous multi-processor system designed to guarantee full frame MPEG decoding, and to reduce power consumption. In our processor architecture, each processing unit is optimized to support various characteristics of media processing. All processing units work in parallel in a macro-pipeline manner, thereby achieving high utilization of the processing units. A performance evaluation shows that audio/video full-frame decoding can be realized on 54 MHz operating frequency without any support from external hardware or a CPU. In addition, the high programmability of the MCP provides flexibility and reduces the time-to-market.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Kosuke YOSHIOKA, Makoto HIRAI, Kozo KIMURA, Tokuzo KIYOHARA, "Media Core Processor for Multimedia Application System" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 2, pp. 206-214, February 1999, doi: .
Abstract: In this paper, we introduce a processor called Media Core Processor (MCP), which targets a system solution for consumer multimedia products. MCP is a heterogeneous multi-processor system designed to guarantee full frame MPEG decoding, and to reduce power consumption. In our processor architecture, each processing unit is optimized to support various characteristics of media processing. All processing units work in parallel in a macro-pipeline manner, thereby achieving high utilization of the processing units. A performance evaluation shows that audio/video full-frame decoding can be realized on 54 MHz operating frequency without any support from external hardware or a CPU. In addition, the high programmability of the MCP provides flexibility and reduces the time-to-market.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_2_206/_p
Copy
@ARTICLE{e82-a_2_206,
author={Kosuke YOSHIOKA, Makoto HIRAI, Kozo KIMURA, Tokuzo KIYOHARA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Media Core Processor for Multimedia Application System},
year={1999},
volume={E82-A},
number={2},
pages={206-214},
abstract={In this paper, we introduce a processor called Media Core Processor (MCP), which targets a system solution for consumer multimedia products. MCP is a heterogeneous multi-processor system designed to guarantee full frame MPEG decoding, and to reduce power consumption. In our processor architecture, each processing unit is optimized to support various characteristics of media processing. All processing units work in parallel in a macro-pipeline manner, thereby achieving high utilization of the processing units. A performance evaluation shows that audio/video full-frame decoding can be realized on 54 MHz operating frequency without any support from external hardware or a CPU. In addition, the high programmability of the MCP provides flexibility and reduces the time-to-market.},
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - Media Core Processor for Multimedia Application System
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 206
EP - 214
AU - Kosuke YOSHIOKA
AU - Makoto HIRAI
AU - Kozo KIMURA
AU - Tokuzo KIYOHARA
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 1999
AB - In this paper, we introduce a processor called Media Core Processor (MCP), which targets a system solution for consumer multimedia products. MCP is a heterogeneous multi-processor system designed to guarantee full frame MPEG decoding, and to reduce power consumption. In our processor architecture, each processing unit is optimized to support various characteristics of media processing. All processing units work in parallel in a macro-pipeline manner, thereby achieving high utilization of the processing units. A performance evaluation shows that audio/video full-frame decoding can be realized on 54 MHz operating frequency without any support from external hardware or a CPU. In addition, the high programmability of the MCP provides flexibility and reduces the time-to-market.
ER -