This paper treats a fault detection/location of multi-processor systems, and we present a checking scheme based on Modified Processor-Data (MPD) graph with considering an error generation/propagation model for Algorithm-Based Fault Tolerant (ABFT) systems. The error propagation model considered here allows a computation result with multiple (more than one) erroneous inputs to be either erroneous or error-free. Also a basic algorithm for constructing checks for single-fault locatable/two-fault detectable ABFT systems based on the checking scheme is described with design examples.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Choon-Sik PARK, Mineo KANEKO, "Checking Scheme for ABFT Systems Based on Modified PD Graph under an Error Generation/Propagation Model" in IEICE TRANSACTIONS on Fundamentals,
vol. E82-A, no. 6, pp. 1002-1008, June 1999, doi: .
Abstract: This paper treats a fault detection/location of multi-processor systems, and we present a checking scheme based on Modified Processor-Data (MPD) graph with considering an error generation/propagation model for Algorithm-Based Fault Tolerant (ABFT) systems. The error propagation model considered here allows a computation result with multiple (more than one) erroneous inputs to be either erroneous or error-free. Also a basic algorithm for constructing checks for single-fault locatable/two-fault detectable ABFT systems based on the checking scheme is described with design examples.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e82-a_6_1002/_p
Copy
@ARTICLE{e82-a_6_1002,
author={Choon-Sik PARK, Mineo KANEKO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Checking Scheme for ABFT Systems Based on Modified PD Graph under an Error Generation/Propagation Model},
year={1999},
volume={E82-A},
number={6},
pages={1002-1008},
abstract={This paper treats a fault detection/location of multi-processor systems, and we present a checking scheme based on Modified Processor-Data (MPD) graph with considering an error generation/propagation model for Algorithm-Based Fault Tolerant (ABFT) systems. The error propagation model considered here allows a computation result with multiple (more than one) erroneous inputs to be either erroneous or error-free. Also a basic algorithm for constructing checks for single-fault locatable/two-fault detectable ABFT systems based on the checking scheme is described with design examples.},
keywords={},
doi={},
ISSN={},
month={June},}
Copy
TY - JOUR
TI - Checking Scheme for ABFT Systems Based on Modified PD Graph under an Error Generation/Propagation Model
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1002
EP - 1008
AU - Choon-Sik PARK
AU - Mineo KANEKO
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E82-A
IS - 6
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - June 1999
AB - This paper treats a fault detection/location of multi-processor systems, and we present a checking scheme based on Modified Processor-Data (MPD) graph with considering an error generation/propagation model for Algorithm-Based Fault Tolerant (ABFT) systems. The error propagation model considered here allows a computation result with multiple (more than one) erroneous inputs to be either erroneous or error-free. Also a basic algorithm for constructing checks for single-fault locatable/two-fault detectable ABFT systems based on the checking scheme is described with design examples.
ER -