The search functionality is under construction.
The search functionality is under construction.

A Scalable Pipelined Memory Architecture for Fast ATM Packet Switching

Gab Joong JEONG, MoonKey LEE

  • Full Text Views

    0

  • Cite this

Summary :

This paper describes the design of a scalable pipelined memory buffer for a shared scalable buffer ATM switch. The memory architecture provides high speed and scalability, and eliminates the restriction of memory cycle time in a shared buffer ATM switch. It provides versatile performance in a shared buffer ATM switch using its scalability. The architecture consists of a 2-D array configuration of small memory banks. Increasing the array configuration enlarges the entire memory capacity. Maximum cycle time of a designed scalable memory is 4 ns. The designed memory is embedded in the prototype chip of a shared scalable buffer ATM switch with 4 4 configuration of 4160-bit SRAM memory banks. It is integrated in 0.6 µm double-metal single-poly CMOS technology.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E82-A No.9 pp.1937-1944
Publication Date
1999/09/25
Publicized
Online ISSN
DOI
Type of Manuscript
PAPER
Category
VLSI Design Technology and CAD

Authors

Keyword