The search functionality is under construction.
The search functionality is under construction.

Hardware Implementation of the High-Dimensional Discrete Torus Knot Code

Yuuichi HAMASUNA, Masanori YAMAMURA, Toshio ISHIZAKA, Masaaki MATSUO, Masayasu HATA, Ichi TAKUMI

  • Full Text Views

    0

  • Cite this

Summary :

The hardware implementation of a proposed high dimensional discrete torus knot code was successfully realized on an ASIC chip. The code has been worked on for more than a decade since then at Aichi Prefectural University and Nagoya Institutes of Technology, both in Nagoya, Japan. The hardware operation showed the ability to correct the errors about five to ten times the burst length, compared to the conventional codes, as expected from the code configuration and theory. The result in random error correction was also excellent, especially at a severely degraded error rate range of one hundredth to one tenth, and also for high grade characteristic exceeding 10-6. The operation was quite stable at the worst bit error rate and realized a high speed up to 50 Mbps, since the coder-decoder configuration consisted merely of an assemblage of parity check code and hardware circuitry with no critical loop path. The hardware architecture has a unique configuration and is suitable for large scale ASIC design. The developed code can be utilized for wider applications such as mobile computing and qualified digital communications, since the code will be expected to work well in both degraded and high grade channel situations.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E84-A No.4 pp.949-956
Publication Date
2001/04/01
Publicized
Online ISSN
DOI
Type of Manuscript
Special Section PAPER (Special Section on Fundamentals of Information and Communications)
Category

Authors

Keyword