The search functionality is under construction.

IEICE TRANSACTIONS on Fundamentals

Modular Synthesis of Timed Circuits Using Partial Order Reduction

Tomohiro YONEDA, Eric MERCER, Chris MYERS

  • Full Text Views

    0

  • Cite this

Summary :

This paper develops a modular synthesis algorithm for timed circuits that is dramatically accelerated by partial order reduction. This algorithm synthesizes each module in a hierarchical design individually. It utilizes partial order reduction to reduce the state space explored for the other modules by considering a single interleaving of concurrently enabled transitions. This approach better manages the state explosion problem resulting in a more than 2 order of magnitude reduction in synthesis time. The improved synthesis time enables the synthesis of a larger class of timed circuits than was previously possible.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E85-A No.12 pp.2684-2692
Publication Date
2002/12/01
Publicized
Online ISSN
DOI
Type of Manuscript
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category
Logic Synthesis

Authors

Keyword