Reduction of LSI Maximum Power Consumption with Standard Cell Library of Stack Structured Cells
Summary :
Environmental power generation devices such as solar cells are used as power sources for IoT devices. Due to the large internal resistance of such power source, LSIs in the IoT devices may malfunction when the LSI operates at high speed, a large current flows, and the voltage drops. In this paper, a standard cell library of stacked structured cells is proposed to increase the delay of logic circuits within the range not exceeding the clock cycle, thereby reducing the maximum current of the LSIs. We show that the maximum power consumption of LSIs can be reduced without increasing the energy consumption of the LSIs.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E105-A No.3 pp.487-496
- Publication Date
- 2022/03/01
- Publicized
- 2021/09/01
- Online ISSN
- 1745-1337
- DOI
- 10.1587/transfun.2021VLP0014
- Type of Manuscript
- Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
- Category
Authors
Yuki IMAI
Saitama University
Shinichi NISHIZAWA
Fukuoka University
Kazuhito ITO
Saitama University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yuki IMAI, Shinichi NISHIZAWA, Kazuhito ITO, "Reduction of LSI Maximum Power Consumption with Standard Cell Library of Stack Structured Cells" in IEICE TRANSACTIONS on Fundamentals,
vol. E105-A, no. 3, pp. 487-496, March 2022, doi: 10.1587/transfun.2021VLP0014.
Abstract: Environmental power generation devices such as solar cells are used as power sources for IoT devices. Due to the large internal resistance of such power source, LSIs in the IoT devices may malfunction when the LSI operates at high speed, a large current flows, and the voltage drops. In this paper, a standard cell library of stacked structured cells is proposed to increase the delay of logic circuits within the range not exceeding the clock cycle, thereby reducing the maximum current of the LSIs. We show that the maximum power consumption of LSIs can be reduced without increasing the energy consumption of the LSIs.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.2021VLP0014/_p
Copy
@ARTICLE{e105-a_3_487,
author={Yuki IMAI, Shinichi NISHIZAWA, Kazuhito ITO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Reduction of LSI Maximum Power Consumption with Standard Cell Library of Stack Structured Cells},
year={2022},
volume={E105-A},
number={3},
pages={487-496},
abstract={Environmental power generation devices such as solar cells are used as power sources for IoT devices. Due to the large internal resistance of such power source, LSIs in the IoT devices may malfunction when the LSI operates at high speed, a large current flows, and the voltage drops. In this paper, a standard cell library of stacked structured cells is proposed to increase the delay of logic circuits within the range not exceeding the clock cycle, thereby reducing the maximum current of the LSIs. We show that the maximum power consumption of LSIs can be reduced without increasing the energy consumption of the LSIs.},
keywords={},
doi={10.1587/transfun.2021VLP0014},
ISSN={1745-1337},
month={March},}
Copy
TY - JOUR
TI - Reduction of LSI Maximum Power Consumption with Standard Cell Library of Stack Structured Cells
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 487
EP - 496
AU - Yuki IMAI
AU - Shinichi NISHIZAWA
AU - Kazuhito ITO
PY - 2022
DO - 10.1587/transfun.2021VLP0014
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E105-A
IS - 3
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - March 2022
AB - Environmental power generation devices such as solar cells are used as power sources for IoT devices. Due to the large internal resistance of such power source, LSIs in the IoT devices may malfunction when the LSI operates at high speed, a large current flows, and the voltage drops. In this paper, a standard cell library of stacked structured cells is proposed to increase the delay of logic circuits within the range not exceeding the clock cycle, thereby reducing the maximum current of the LSIs. We show that the maximum power consumption of LSIs can be reduced without increasing the energy consumption of the LSIs.
ER -
English
