IEICE TRANSACTIONS on Fundamentals
Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
Summary :
We present a hardware sharing method for design space exploration of multi-processor embedded systems. In our prior work, we had developed a system-level design tool named SystemBuilder which automatically synthesizes target implementation of a system from a functional description. In this work, we have extended SystemBuilder so that it can automatically synthesize an area-efficient implementation which shares a hardware module among different applications. With SystemBuilder, designers only need to enable an option in order to share a hardware module. The designers, therefore, can easily explore a design space including hardware sharing in short time. A case study shows the effectiveness of the hardware sharing on design space exploration.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E93-A No.12 pp.2509-2516
- Publication Date
- 2010/12/01
- Publicized
- Online ISSN
- 1745-1337
- DOI
- 10.1587/transfun.E93.A.2509
- Type of Manuscript
- Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
- Category
- High-Level Synthesis and System-Level Design
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yuki ANDO, Seiya SHIBATA, Shinya HONDA, Hiroyuki TOMIYAMA, Hiroaki TAKADA, "Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design" in IEICE TRANSACTIONS on Fundamentals,
vol. E93-A, no. 12, pp. 2509-2516, December 2010, doi: 10.1587/transfun.E93.A.2509.
Abstract: We present a hardware sharing method for design space exploration of multi-processor embedded systems. In our prior work, we had developed a system-level design tool named SystemBuilder which automatically synthesizes target implementation of a system from a functional description. In this work, we have extended SystemBuilder so that it can automatically synthesize an area-efficient implementation which shares a hardware module among different applications. With SystemBuilder, designers only need to enable an option in order to share a hardware module. The designers, therefore, can easily explore a design space including hardware sharing in short time. A case study shows the effectiveness of the hardware sharing on design space exploration.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E93.A.2509/_p
Copy
@ARTICLE{e93-a_12_2509,
author={Yuki ANDO, Seiya SHIBATA, Shinya HONDA, Hiroyuki TOMIYAMA, Hiroaki TAKADA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design},
year={2010},
volume={E93-A},
number={12},
pages={2509-2516},
abstract={We present a hardware sharing method for design space exploration of multi-processor embedded systems. In our prior work, we had developed a system-level design tool named SystemBuilder which automatically synthesizes target implementation of a system from a functional description. In this work, we have extended SystemBuilder so that it can automatically synthesize an area-efficient implementation which shares a hardware module among different applications. With SystemBuilder, designers only need to enable an option in order to share a hardware module. The designers, therefore, can easily explore a design space including hardware sharing in short time. A case study shows the effectiveness of the hardware sharing on design space exploration.},
keywords={},
doi={10.1587/transfun.E93.A.2509},
ISSN={1745-1337},
month={December},}
Copy
TY - JOUR
TI - Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2509
EP - 2516
AU - Yuki ANDO
AU - Seiya SHIBATA
AU - Shinya HONDA
AU - Hiroyuki TOMIYAMA
AU - Hiroaki TAKADA
PY - 2010
DO - 10.1587/transfun.E93.A.2509
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E93-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2010
AB - We present a hardware sharing method for design space exploration of multi-processor embedded systems. In our prior work, we had developed a system-level design tool named SystemBuilder which automatically synthesizes target implementation of a system from a functional description. In this work, we have extended SystemBuilder so that it can automatically synthesize an area-efficient implementation which shares a hardware module among different applications. With SystemBuilder, designers only need to enable an option in order to share a hardware module. The designers, therefore, can easily explore a design space including hardware sharing in short time. A case study shows the effectiveness of the hardware sharing on design space exploration.
ER -
English
