The search functionality is under construction.

IEICE TRANSACTIONS on Information

An Application of Regular Temporal Logic to Verification of Fail-Safeness of a Comparator for Redundant System

Kazuo KAWAKUBO, Hiromi HIRAISHI

  • Full Text Views

    0

  • Cite this

Summary :

In this paper we propose a method of formal verfication of fault-tolerance of sequential machines using regular temporal logic. In this method, fault-tolerant properties are described in the form of input-output sequences in regular temporal logic formulas and they are formally verified by checking if they hold for all possible input-output sequences of the machine. We concretely illustrate the method of its application for formal verification of fail-safeness with an example of a comparator for redundant system. The result of verification shows effectiveness of the proposed method.

Publication
IEICE TRANSACTIONS on Information Vol.E76-D No.7 pp.763-770
Publication Date
1993/07/25
Publicized
Online ISSN
DOI
Type of Manuscript
Special Section PAPER (Special Issue on VLSI Testing and Testable Design)
Category

Authors

Keyword