The search functionality is under construction.
The search functionality is under construction.

An FPGA-Oriented Motion-Stereo Processor with a Simple Interconnection Network for Parallel Memory Access

Seunghwan LEE, Masanori HARIYAMA, Michitaka KAMEYAMA

  • Full Text Views

    0

  • Cite this

Summary :

In designing a field-programmable gate array (FPGA)-based processor for motion stereo, a parallel memory system and a simple interconnection network for parallel data transfer are essential for parallel image processing. This paper, firstly, presents an FPGA-oriented hierarchical memory system. To reduce the bandwidth requirement between an on-chip memory in an FPGA and external memories, we propose an efficient scheduling: Once pixels are transferred to the on-chip memory, operations associated with the data are consecutively performed. Secondly, a rectangular memory allocation is proposed which allocates pixels to be accessed in parallel onto different memory modules of the on-chip memory. Consequently, completely parallel access can be achieved. The memory allocation also minimizes the required capacity of the on-chip memory and thus is suitable for FPGA-based implementation. Finally, a functional unit allocation is proposed to minimize the complexity between memory modules and functional units. An experimental result shows that the performance of the processor becomes 96 times higher than that of a 400 MHz Pentium II.

Publication
IEICE TRANSACTIONS on Information Vol.E83-D No.12 pp.2122-2130
Publication Date
2000/12/25
Publicized
Online ISSN
DOI
Type of Manuscript
PAPER
Category
Image Processing, Image Pattern Recognition

Authors

Keyword