IEICE TRANSACTIONS on Information
Enabling FPGA-as-a-Service in the Cloud with hCODE Platform
Summary :
Major cloud service providers, including Amazon and Microsoft, have started employing field-programmable gate arrays (FPGAs) to build high-performance and low-power-consumption cloud capability. However, utilizing an FPGA-enabled cloud is still challenging because of two main reasons. First, the introduction of software and hardware co-design leads to high development complexity. Second, FPGA virtualization and accelerator scheduling techniques are not fully researched for cluster deployment. In this paper, we propose an open-source FPGA-as-a-service (FaaS) platform, the hCODE, to simplify the design, management and deployment of FPGA accelerators at cluster scale. The proposed platform implements a Shell-and-IP design pattern and an open accelerator repository to reduce design and management costs of FPGA projects. Efficient FPGA virtualization and accelerator scheduling techniques are proposed to deploy accelerators on the FPGA-enabled cluster easily. With the proposed hCODE, hardware designers and accelerator users can be organized on one platform to efficiently build open-hardware ecosystem.
- Publication
- IEICE TRANSACTIONS on Information Vol.E101-D No.2 pp.335-343
- Publication Date
- 2018/02/01
- Publicized
- 2017/11/17
- Online ISSN
- 1745-1361
- DOI
- 10.1587/transinf.2017RCP0004
- Type of Manuscript
- Special Section PAPER (Special Section on Reconfigurable Systems)
- Category
- Design Methodology and Platform
Authors
Qian ZHAO
Kumamoto University
Motoki AMAGASAKI
Kumamoto University
Masahiro IIDA
Kumamoto University
Morihiro KUGA
Kumamoto University
Toshinori SUEYOSHI
Kumamoto University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Qian ZHAO, Motoki AMAGASAKI, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOSHI, "Enabling FPGA-as-a-Service in the Cloud with hCODE Platform" in IEICE TRANSACTIONS on Information,
vol. E101-D, no. 2, pp. 335-343, February 2018, doi: 10.1587/transinf.2017RCP0004.
Abstract: Major cloud service providers, including Amazon and Microsoft, have started employing field-programmable gate arrays (FPGAs) to build high-performance and low-power-consumption cloud capability. However, utilizing an FPGA-enabled cloud is still challenging because of two main reasons. First, the introduction of software and hardware co-design leads to high development complexity. Second, FPGA virtualization and accelerator scheduling techniques are not fully researched for cluster deployment. In this paper, we propose an open-source FPGA-as-a-service (FaaS) platform, the hCODE, to simplify the design, management and deployment of FPGA accelerators at cluster scale. The proposed platform implements a Shell-and-IP design pattern and an open accelerator repository to reduce design and management costs of FPGA projects. Efficient FPGA virtualization and accelerator scheduling techniques are proposed to deploy accelerators on the FPGA-enabled cluster easily. With the proposed hCODE, hardware designers and accelerator users can be organized on one platform to efficiently build open-hardware ecosystem.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2017RCP0004/_p
Copy
@ARTICLE{e101-d_2_335,
author={Qian ZHAO, Motoki AMAGASAKI, Masahiro IIDA, Morihiro KUGA, Toshinori SUEYOSHI, },
journal={IEICE TRANSACTIONS on Information},
title={Enabling FPGA-as-a-Service in the Cloud with hCODE Platform},
year={2018},
volume={E101-D},
number={2},
pages={335-343},
abstract={Major cloud service providers, including Amazon and Microsoft, have started employing field-programmable gate arrays (FPGAs) to build high-performance and low-power-consumption cloud capability. However, utilizing an FPGA-enabled cloud is still challenging because of two main reasons. First, the introduction of software and hardware co-design leads to high development complexity. Second, FPGA virtualization and accelerator scheduling techniques are not fully researched for cluster deployment. In this paper, we propose an open-source FPGA-as-a-service (FaaS) platform, the hCODE, to simplify the design, management and deployment of FPGA accelerators at cluster scale. The proposed platform implements a Shell-and-IP design pattern and an open accelerator repository to reduce design and management costs of FPGA projects. Efficient FPGA virtualization and accelerator scheduling techniques are proposed to deploy accelerators on the FPGA-enabled cluster easily. With the proposed hCODE, hardware designers and accelerator users can be organized on one platform to efficiently build open-hardware ecosystem.},
keywords={},
doi={10.1587/transinf.2017RCP0004},
ISSN={1745-1361},
month={February},}
Copy
TY - JOUR
TI - Enabling FPGA-as-a-Service in the Cloud with hCODE Platform
T2 - IEICE TRANSACTIONS on Information
SP - 335
EP - 343
AU - Qian ZHAO
AU - Motoki AMAGASAKI
AU - Masahiro IIDA
AU - Morihiro KUGA
AU - Toshinori SUEYOSHI
PY - 2018
DO - 10.1587/transinf.2017RCP0004
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E101-D
IS - 2
JA - IEICE TRANSACTIONS on Information
Y1 - February 2018
AB - Major cloud service providers, including Amazon and Microsoft, have started employing field-programmable gate arrays (FPGAs) to build high-performance and low-power-consumption cloud capability. However, utilizing an FPGA-enabled cloud is still challenging because of two main reasons. First, the introduction of software and hardware co-design leads to high development complexity. Second, FPGA virtualization and accelerator scheduling techniques are not fully researched for cluster deployment. In this paper, we propose an open-source FPGA-as-a-service (FaaS) platform, the hCODE, to simplify the design, management and deployment of FPGA accelerators at cluster scale. The proposed platform implements a Shell-and-IP design pattern and an open accelerator repository to reduce design and management costs of FPGA projects. Efficient FPGA virtualization and accelerator scheduling techniques are proposed to deploy accelerators on the FPGA-enabled cluster easily. With the proposed hCODE, hardware designers and accelerator users can be organized on one platform to efficiently build open-hardware ecosystem.
ER -
English
