IEICE TRANSACTIONS on Information
The Implementation of a Hybrid Router and Dynamic Switching Algorithm on a Multi-FPGA System
Summary :
The multi-FPGA system known as, the Flow-in-Cloud (FiC) system, is composed of mid-range FPGAs that are directly interconnected by high-speed serial links. FiC is currently being developed as a server for multi-access edge computing (MEC), which is one of the core technologies of 5G. Because the applications of MEC are sometimes timing-critical, a static time division multiplexing (STDM) network has been used on FiC. However, the STDM network exhibits the disadvantage of decreasing link utilization, especially under light traffic. To solve this problem, we propose a hybrid router that combines packet switching for low-priority communication and STDM for high-priority communication. In our hybrid network, the packet switching uses slots that are unused by the STDM; therefore, best-effort communication by packet switching and QoS guarantee communication by the STDM can be used simultaneously. Furthermore, to improve each link utilization under a low network traffic load, we propose a dynamic communication switching algorithm. In our algorithm, each router monitors the network load metrics, and according to the metrics, timing-critical tasks select the STDM according to the metrics only when congestion occurs. This can achieve both QoS guarantee and efficient utilization of each link with a small resource overhead. In our evaluation, the dynamic algorithm was up to 24.6% faster on the execution time with a high network load compared to the packet switching on a real multi-FPGA system with 24 boards.
- Publication
- IEICE TRANSACTIONS on Information Vol.E105-D No.12 pp.2008-2018
- Publication Date
- 2022/12/01
- Publicized
- 2022/06/30
- Online ISSN
- 1745-1361
- DOI
- 10.1587/transinf.2022PAP0009
- Type of Manuscript
- Special Section PAPER (Special Section on Forefront Computing)
- Category
Authors
Tomoki SHIMIZU
Keio University
Kohei ITO
Keio University
Kensuke IIZUKA
Keio University
Kazuei HIRONAKA
Keio University
Hideharu AMANO
Keio University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Tomoki SHIMIZU, Kohei ITO, Kensuke IIZUKA, Kazuei HIRONAKA, Hideharu AMANO, "The Implementation of a Hybrid Router and Dynamic Switching Algorithm on a Multi-FPGA System" in IEICE TRANSACTIONS on Information,
vol. E105-D, no. 12, pp. 2008-2018, December 2022, doi: 10.1587/transinf.2022PAP0009.
Abstract: The multi-FPGA system known as, the Flow-in-Cloud (FiC) system, is composed of mid-range FPGAs that are directly interconnected by high-speed serial links. FiC is currently being developed as a server for multi-access edge computing (MEC), which is one of the core technologies of 5G. Because the applications of MEC are sometimes timing-critical, a static time division multiplexing (STDM) network has been used on FiC. However, the STDM network exhibits the disadvantage of decreasing link utilization, especially under light traffic. To solve this problem, we propose a hybrid router that combines packet switching for low-priority communication and STDM for high-priority communication. In our hybrid network, the packet switching uses slots that are unused by the STDM; therefore, best-effort communication by packet switching and QoS guarantee communication by the STDM can be used simultaneously. Furthermore, to improve each link utilization under a low network traffic load, we propose a dynamic communication switching algorithm. In our algorithm, each router monitors the network load metrics, and according to the metrics, timing-critical tasks select the STDM according to the metrics only when congestion occurs. This can achieve both QoS guarantee and efficient utilization of each link with a small resource overhead. In our evaluation, the dynamic algorithm was up to 24.6% faster on the execution time with a high network load compared to the packet switching on a real multi-FPGA system with 24 boards.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2022PAP0009/_p
Copy
@ARTICLE{e105-d_12_2008,
author={Tomoki SHIMIZU, Kohei ITO, Kensuke IIZUKA, Kazuei HIRONAKA, Hideharu AMANO, },
journal={IEICE TRANSACTIONS on Information},
title={The Implementation of a Hybrid Router and Dynamic Switching Algorithm on a Multi-FPGA System},
year={2022},
volume={E105-D},
number={12},
pages={2008-2018},
abstract={The multi-FPGA system known as, the Flow-in-Cloud (FiC) system, is composed of mid-range FPGAs that are directly interconnected by high-speed serial links. FiC is currently being developed as a server for multi-access edge computing (MEC), which is one of the core technologies of 5G. Because the applications of MEC are sometimes timing-critical, a static time division multiplexing (STDM) network has been used on FiC. However, the STDM network exhibits the disadvantage of decreasing link utilization, especially under light traffic. To solve this problem, we propose a hybrid router that combines packet switching for low-priority communication and STDM for high-priority communication. In our hybrid network, the packet switching uses slots that are unused by the STDM; therefore, best-effort communication by packet switching and QoS guarantee communication by the STDM can be used simultaneously. Furthermore, to improve each link utilization under a low network traffic load, we propose a dynamic communication switching algorithm. In our algorithm, each router monitors the network load metrics, and according to the metrics, timing-critical tasks select the STDM according to the metrics only when congestion occurs. This can achieve both QoS guarantee and efficient utilization of each link with a small resource overhead. In our evaluation, the dynamic algorithm was up to 24.6% faster on the execution time with a high network load compared to the packet switching on a real multi-FPGA system with 24 boards.},
keywords={},
doi={10.1587/transinf.2022PAP0009},
ISSN={1745-1361},
month={December},}
Copy
TY - JOUR
TI - The Implementation of a Hybrid Router and Dynamic Switching Algorithm on a Multi-FPGA System
T2 - IEICE TRANSACTIONS on Information
SP - 2008
EP - 2018
AU - Tomoki SHIMIZU
AU - Kohei ITO
AU - Kensuke IIZUKA
AU - Kazuei HIRONAKA
AU - Hideharu AMANO
PY - 2022
DO - 10.1587/transinf.2022PAP0009
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E105-D
IS - 12
JA - IEICE TRANSACTIONS on Information
Y1 - December 2022
AB - The multi-FPGA system known as, the Flow-in-Cloud (FiC) system, is composed of mid-range FPGAs that are directly interconnected by high-speed serial links. FiC is currently being developed as a server for multi-access edge computing (MEC), which is one of the core technologies of 5G. Because the applications of MEC are sometimes timing-critical, a static time division multiplexing (STDM) network has been used on FiC. However, the STDM network exhibits the disadvantage of decreasing link utilization, especially under light traffic. To solve this problem, we propose a hybrid router that combines packet switching for low-priority communication and STDM for high-priority communication. In our hybrid network, the packet switching uses slots that are unused by the STDM; therefore, best-effort communication by packet switching and QoS guarantee communication by the STDM can be used simultaneously. Furthermore, to improve each link utilization under a low network traffic load, we propose a dynamic communication switching algorithm. In our algorithm, each router monitors the network load metrics, and according to the metrics, timing-critical tasks select the STDM according to the metrics only when congestion occurs. This can achieve both QoS guarantee and efficient utilization of each link with a small resource overhead. In our evaluation, the dynamic algorithm was up to 24.6% faster on the execution time with a high network load compared to the packet switching on a real multi-FPGA system with 24 boards.
ER -
English
