The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Chi-Tsai YEH(1hit)

1-1hit
  • A System-Level Model of Design Space Exploration for a Tile-Based 3D Graphics SoC Refinement

    Liang-Bi CHEN  Chi-Tsai YEH  Hung-Yu CHEN  Ing-Jer HUANG  

     
    PAPER-Embedded, Real-Time and Reconfigurable Systems

      Vol:
    E92-A No:12
      Page(s):
    3193-3202

    3D graphics application is widely used in consumer electronics which is an inevitable tendency in the future. In general, the higher abstraction level is used to model a complex system like 3D graphics SoC. However, the concerned issue is that how to use efficient methods to traverse design space hierarchically, reduce simulation time, and refine the performance fast. This paper demonstrates a system-level design space exploration model for a tile-based 3D graphics SoC refinement. This model uses UML tools which can assist designers to traverse the whole system and reduces simulation time dramatically by adopting SystemC. As a result, the system performance is improved 198% at geometry function and 69% at rendering function, respectively.