An experimental 576K BiCMOS ECL-compatible SRAM that achieves 3.5-ns access and cycle is discussed. The SRAM is fully self-testable using less than 1K on-chip logic gates to assist characterization, wafer test, and package test. The I/O is also TTL programmable with the first-metal mask.