The search functionality is under construction.

Author Search Result

[Author] Horoshige HIRANO(1hit)

1-1hit
  • 2V/120 ns Embedded Flash EEPROM Circuit Technology

    Horoshige HIRANO  Toshiyuki HONDA  Shigeo CHAYA  Takahiro FUKUMOTO  Tatsumi SUMI  

     
    PAPER-Nonvolatile memories

      Vol:
    E79-C No:6
      Page(s):
    825-831

    A 2V/120 ns flash EEPROM embedded in a microcontroller has been fabricated in 0.8 µm double-metal CMOS process technology with a simple stacked gate memory cell. To achieve low voltage and high speed operation, novel circuit technology and architecture; (a) PMOS-precharging NMOS-self-boost word line circuit with a higher voltage selector, (b) new erase algorithm for reverse operation, (c) column gate boost circuit, (d) hard-verify mode for replacing weak cells, (e) efficient redundancy of row and column lines, have been developed. A 512 kb flash EEPROM core chip incorporating these circuit techniques and architecture operate at 1.8 V and accesses data in 120 ns at 2 V and 70.