The search functionality is under construction.

Author Search Result

[Author] Saichandrateja RADHAPURAM(2hit)

1-2hit
  • A Design of 0.7-V 400-MHz Digitally-Controlled Oscillator

    Jungnam BAE  Saichandrateja RADHAPURAM  Ikkyun JO  Takao KIHARA  Toshimasa MATSUOKA  

     
    PAPER-Integrated Electronics

      Vol:
    E98-C No:12
      Page(s):
    1179-1186

    We present a low-voltage digitally-controlled oscillator (DCO) with the third-order ΔΣ modulator utilized in the medical implant communication service (MICS) frequency band. An optimized DCO core operating in the subthreshold region is designed, based on the gm/ID methodology. Thermometer coder with the dynamic element matching and ΔΣ modulator are implemented for the frequency tuning. High frequency resolution is achieved by using the ΔΣ modulator. The ΔΣ-modulator-based LC-DCO implemented in a 130-nm CMOS technology has achieved the phase noise of -115.3 dBc/Hz at 200 kHz offset frequency with the tuning range of 382 MHz to 412 MHz for the MICS band. It consumes 700 µW from a 0.7-V supply voltage and has a high frequency resolution of 18 kHz.

  • A Design of 0.7-V 400-MHz All-Digital Phase-Locked Loop for Implantable Biomedical Devices

    Jungnam BAE  Saichandrateja RADHAPURAM  Ikkyun JO  Weimin WANG  Takao KIHARA  Toshimasa MATSUOKA  

     
    PAPER

      Vol:
    E99-C No:4
      Page(s):
    431-439

    A low-voltage controller-based all-digital phase-locked loop (ADPLL) utilized in the medical implant communication service (MICS) frequency band was designed in this study. In the proposed design, controller-based loop topology is used to control the phase and frequency to ensure the reliable handling of the ADPLL output signal. A digitally-controlled oscillator with a delta-sigma modulator was employed to achieve high frequency resolution. The phase error was reduced by a phase selector with a 64-phase signal from the phase interpolator. Fabricated using a 130-nm CMOS process, the ADPLL has an active area of 0.64 mm2, consumes 840 µW from a 0.7-V supply voltage, and has a settling time of 80 µs. The phase noise was measured to be -114 dBc/Hz at an offset frequency of 200 kHz.