The search functionality is under construction.

Author Search Result

[Author] Satoshi KOTANI(1hit)

1-1hit
  • A Parallel Method to Extract Critical Areas of Net Pairs for Diagnosing Bridge Faults

    Keiichi SUEMITSU  Toshiaki ITO  Toshiki KANAMOTO  Masayuki TERAI  Satoshi KOTANI  Shigeo SAWADA  

     
    PAPER-Logic Synthesis, Test and Verification

      Vol:
    E91-A No:12
      Page(s):
    3524-3530

    This paper proposes a new parallel method of producing the adjacent net pair list from the LSI layouts, which is run on workstations connected with the network. The pair list contains pairs of adjacent nets and the probability of a bridging fault between them, and is used in fault diagnosis of LSIs. The proposed method partitions into regions each mask layer of the LSI layout, produces a pair list corresponding to each region in parallel and merges them into the entire pair list. It yields the accurate results, because it considers the faults between two wires containing different adjacent regions. The experimental results show that the proposed method has greatly reduced the processing time from more than 60 hrs. to 3 hrs. in case of 42M-gate LSIs.